Welcome, Guest . Login . Türkçe
Where Am I: Ninova / Courses / Faculty of Computer and Informatics / BLG 322E - Computer Architecture
 

BLG 322E - Computer Architecture

Course Objectives

1. Teaching basic techniques of pipelining.
2. Teaching RISC pipeline hazards and solutions.
3. Teaching I/O subsystems including nested interrupts and DMA.
4. Teaching hierarchical memory subsystems including disk subsystem, processor caches, virtual memory, memory error correction.
5. Teaching multiprocessor systems and their interconnectıon networks.

Course Description

Pipeline. Instruction-level parallelism. RISC pipeline. Input-output organization.Interrupts. Direct memory access (DMA). Memory hierarchy, cache memory, virtual memory. RAID: (Redundant Array of Independent/Inexpensive Disks). Multiprocessor systems: Interconnection networks, cache coherence.

Course Coordinator
Sanem Kabadayı
Course Language
English
 
 
Courses . Help . About
Ninova is an ITU Office of Information Technologies Product. © 2024