

Advanced Digital Circuit Design - Synchronous Sequential Logic

Prof. Dr. Berna Örs Yalçın


Istanbul Technical University
Faculty of Electrical and Electronics Engineering
Department of Electronics and Communication
Engineering

siddika.ors@itu.edu.tr

Sequential Logic

- Digital circuits we have learned, so far, have been combinational
 - no memory,
 - outputs are entirely defined by the "current" inputs
- However, many digital systems encountered everyday life are sequential (i.e. they have memory)
 - the memory elements remember past inputs
 - outputs of sequential circuits are not only dependent on the current input but also the state of the memory elements.

Sequential Circuits Model




current state is a function of past inputs and initial state

Classification 1/2

- Two types of sequential circuits

1. Synchronous

- Signals affect the memory elements at discrete instants of time.
- Discrete instants of time requires synchronization.
- Synchronization is usually achieved through the use of a common clock.
- A "clock generator" is a device that generates a periodic train of pulses.



Classification 2/2

1. Synchronous


- The state of the memory elements are updated with the arrival of each pulse
- This type of logical circuit is also known as clocked sequential circuits.

2. Asynchronous

- No clock
- behavior of an asynchronous sequential circuits depends upon the input signals at any instant of time and the order in which the inputs change.
- Memory elements in asynchronous circuits are regarded as time-delay elements

Clocked Sequential Circuits

- Memory elements are flip-flops which are logic devices capable of storing one bit of information each.



Clocked Sequential Circuits


- The outputs of a clocked sequential circuit can come from the combinational circuit, from the outputs of the flip-flops or both.
- The state of the flip-flops can change only during a clock pulse transition
 - i.e. **low-to-high** and **high-to-low**
 - **clock edge**
- When the clock maintains its value, the flip-flop output does not change
- The transition from one state to the next occurs at the clock edge.

Latches

- The most basic types of memory elements are not flip-flops, but latches.
- A latch is a memory device that can maintain a binary state indefinitely.
- Latches are, in fact, asynchronous devices and they usually do not require a clock to operate.
- Therefore, they are not directly used in clocked synchronous sequential circuits.
- They are rather used to construct flip-flops.

SR-Latch

- made of cross-coupled NOR (or NAND) gates



S	R	Q ₁	Q ₂
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0

Undefined

$$Q_2 = Q_1'$$

VHDL Entity of SR Latch and Testbench

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_NOR is
  Port ( S : in STD_LOGIC;
        R : in STD_LOGIC;
        Q1 : inout STD_LOGIC;
        Q2 : inout STD_LOGIC);
end SR_Latch_NOR;
architecture Behavioral of SR_Latch_NOR is
begin
  Q1 <= not (R or Q2);
  Q2 <= not (S or Q1);
end Behavioral;

```

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_NOR_tb is
end SR_Latch_NOR_tb;
architecture Behavioral of SR_Latch_NOR_tb is
  component SR_Latch_NOR is
    Port ( S : in STD_LOGIC;
          R : in STD_LOGIC;
          Q1 : inout STD_LOGIC;
          Q2 : inout STD_LOGIC);
  end component;
  signal S,R,Q1,Q2 : STD_LOGIC;
begin

```

```

DUT: SR_Latch_NOR Port map(S,R,Q1,Q2);

```

```

process begin

```

```

  R<='0'; S<='0';      wait for 5 ns;

```

```

  R<='0'; S<='1';      wait for 5 ns;

```

```

  R<='0'; S<='0';      wait for 5 ns;

```

```

  R<='1'; S<='0';      wait for 5 ns;

```

```

  R<='0'; S<='0';      wait for 5 ns;

```

```

  R<='1'; S<='1';      wait;

```

```


end process;

```


```

end Behavioral;

```




Simulation Waveform




Undefined State of SR-Latch

- $S = R = 1$ may result in an undefined state
 - the next state is unpredictable when both S and R goes to 0 at the same time.
 - It may oscillate
 - Or the outcome state depend on which of S and R goes to 0 first.



It oscillates

SR-Latches with NAND Gates



Also known as $S'R'$ -latch

S	R	Q	Q'
1	0	0	1
1	1	0	1
0	1	1	0
1	1	1	0
0	0	1	1


After $S = 1, R = 0$

After $S = 0, R = 1$

Undefined


VHDL Entity of SR Latch with NAND and Testbench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_NAND is
    Port ( S : in STD_LOGIC;
          R : in STD_LOGIC;
          Q1 : inout STD_LOGIC;
          Q2 : inout STD_LOGIC);
end SR_Latch_NAND;
architecture Behavioral of SR_Latch_NAND is
begin
    Q1 <= not (S and Q2);
    Q2 <= not (R and Q1);
end Behavioral;
```




```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_NAND_tb is
end SR_Latch_NAND_tb;
architecture Behavioral of SR_Latch_NAND_tb is
    component SR_Latch_NAND
        Port ( S : in STD_LOGIC;
              R : in STD_LOGIC;
              Q1 : inout STD_LOGIC;
              Q2 : inout STD_LOGIC);
    end component;
    signal S, R, Q1, Q2 : STD_LOGIC;
begin
    DUT : SR_Latch_NAND Port map(S,R,Q1,Q2);
    tb: process begin
        wait for 10 ns;   R <= '0'; S <= '0';
        wait for 10 ns;   R <= '0'; S <= '1';
        wait for 10 ns;   R <= '0'; S <= '0';
        wait for 10 ns;   R <= '0'; S <= '0';
        wait for 10 ns;   R <= '1'; S <= '0';
        wait for 10 ns;   R <= '0'; S <= '0';
        wait for 10 ns;   R <= '1'; S <= '1';
    end process;
end Behavioral;
```

Simulation Waveform



SR-Latch with Control Input

- Control inputs allow the changes at S and R to change the state of the latch.




C	S	R	Q	Q'
0	X	X	No change	
1	0	0	No change	
1	0	1	Q = 0 Reset state	
1	1	0	Q = 1 Set state	
1	1	1	Indeterminate	


VHDL Entity of SR Latch and Testbench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_NAND is
  Port(S : in STD_LOGIC;
       R : in STD_LOGIC;
       Q1 : inout STD_LOGIC;
       Q2 : inout STD_LOGIC);
end SR_Latch_NAND;
architecture Behavioral of SR_Latch_NAND is
begin
  Q1 <= not (S and Q2);
  Q2 <= not (R and Q1);
end Behavioral;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_with_Control is
  Port(S : in STD_LOGIC;
       R : in STD_LOGIC;
       C : in STD_LOGIC;
       Q1 : inout STD_LOGIC;
       Q2 : inout STD_LOGIC);
end SR_Latch_with_Control;
architecture Behavioral of SR_Latch_with_Control is
  component SR_Latch_NAND is
    Port(S : in STD_LOGIC;
         R : in STD_LOGIC;
         Q1 : inout STD_LOGIC;
         Q2 : inout STD_LOGIC);
  end component;
  signal S_tmp,R_tmp : STD_LOGIC;
begin
  S_tmp <= not (S and C);
  R_tmp <= not (R and C);
  SR_Latch: SR_Latch_NAND port
  map(R_tmp,S_tmp,Q1,Q2);
end Behavioral;
```




Simulation Waveform



D-Latch

- SR latches are seldom used in practice because the indeterminate state may cause instability
- Remedy: D-latches



This circuit guarantees that the inputs to the SR-latch is always complement of each other when $C = 1$.


VHDL Entity of D Latch

```
entity D_Latch is
  Port(D : in STD_LOGIC;
        C : in STD_LOGIC;
        Q1 : inout STD_LOGIC;
        Q2 : inout STD_LOGIC);
end D_Latch;


architecture Behavioral of D_Latch is
  component SR_Latch_with_Control is
    Port(S : in STD_LOGIC;
          R : in STD_LOGIC;
          C : in STD_LOGIC;
          Q1 : inout STD_LOGIC;
          Q2 : inout STD_LOGIC);
  end component;

  signal D_not : STD_LOGIC;

begin
  D_not <= not D;
  SR_Latch: SR_Latch_with_Control Port
  map(D,D_not,C,Q1,Q2);
end Behavioral;
```




Simulation Waveform




D-Latch

C	D	Next state of Q
0	X	No change
1	0	$Q = 0$; reset state
1	1	$Q = 1$; set state


- We say that the D input is sampled when $C = 1$



SR-latch



S'R'-latch




D-latch

D-Latch as a Storage Unit

- D-latches can be used as temporary storage
- The input of D-latch is transferred to the Q output when $C = 1$
- When $C = 0$ the binary information is retained.
- We call latches level-sensitive devices.
 - So long as C remains at logic-1 level, any change in data input will change the state and the output of the latch.
 - Level sensitive latches may suffer from a serious problem.
- Memory devices that are sensitive to the rising or falling edge of control input is called flip-flops.


Need for Flip-Flops 1/2

- Outputs may keep changing so long as $C = 1$






Need for Flip-Flops 2/2

- Another issue (related to the first one)
 - The states of the memory elements to change synchronously
 - memory elements should respond to the changes in input at certain points in time.
 - This is the very characteristics of synchronous circuits.
 - To this end, we use flip-flops that change states during a signal transition of control input (clock)



Edge-Triggered D Flip-Flop


- An edge-triggered D flip-flop can be constructed using two D latches



Negative edge-triggered
D flip-flop

VHDL Module of Negative Edge Triggered D FF


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D_FF_Neg_Edge is
  Port(D : in STD_LOGIC;
        clk : in STD_LOGIC;
        Q1 : inout STD_LOGIC;
        Q2 : inout STD_LOGIC);
end D_FF_Neg_Edge;
architecture Behavioral of D_FF_Neg_Edge is
  component D_Latch is
    Port(D : in STD_LOGIC;
          C : in STD_LOGIC;
          Q1 : inout STD_LOGIC;
          Q2 : inout STD_LOGIC);
  end component;
  signal Y, not_Y, not_clk : STD_LOGIC;
begin
  not_clk <= not clk;
  Master: D_Latch Port map(D,clk,Y,not_Y);
  Slave: D_Latch Port map(Y,not_clk,Q1,Q2);
end Behavioral;
```





Testbench for Negative Edge Triggered D FF

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D_FF_Neg_Edge_tb is
end D_FF_Neg_Edge_tb;
architecture Behavioral of D_FF_Neg_Edge_tb is
    component D_FF_Neg_Edge is
        Port(D : in STD_LOGIC;
            clk : in STD_LOGIC;
            Q1 : inout STD_LOGIC;
            Q2 : inout STD_LOGIC);
    end component;
    signal D,clk,Q1,Q2 : STD_LOGIC := '0';
begin
    DUT: D_FF_Neg_Edge Port map (D,clk,Q1,Q2);
    process begin
        wait for 5 ns;      clk <= not clk;
    end process;
    process begin
        wait for 10 ns; D<='0';      wait for 10 ns; D<='1';
        wait for 10 ns; D<='1';      wait for 10 ns; D<='1';
        wait for 10 ns; D<='0';      wait for 10 ns; D<='1';
        wait for 10 ns; D<='0';      wait for 10 ns; D<='1';
    end process;
end Behavioral;
```

Simulation Waveform



Positive Edge-Triggered D Flip-Flop




VHDL Entity of Positive Edge Triggered D FF and Testbench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D_FF_Pos_Edge is
  Port ( D : in STD_LOGIC;
        Clk : in STD_LOGIC;
        Q1 : inout STD_LOGIC;
        Q2 : inout STD_LOGIC);
end D_FF_Pos_Edge;


architecture Behavioral of D_FF_Pos_Edge is
  component D_latch
    Port ( D : in STD_LOGIC;
          C : in STD_LOGIC;
          Q1 : inout STD_LOGIC;
          Q2 : inout STD_LOGIC);
  end component;
  signal Y,Clk_signal,Q2_signal : STD_LOGIC;
begin
  Master : D_latch Port map(D,Clk_signal,Y,Q2_signal);
  Slave : D_latch Port map(Y,Clk,Q1,Q2);
  Clk_signal <= not Clk;
end Behavioral;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D_FF_Pos_Edge_tb is
end D_FF_Pos_Edge_tb;
architecture Behavioral of D_FF_Pos_Edge_tb is
  component D_FF_Pos_Edge
    Port ( D : in STD_LOGIC;
          Clk : in STD_LOGIC;
          Q1 : inout STD_LOGIC;
          Q2 : inout STD_LOGIC);
  end component;
  signal D,Clk,Q1,Q2 : STD_LOGIC;
begin
  DUT : D_FF_Pos_Edge Port map(D,Clk,Q1,Q2);
  process begin
    wait for 10 ns; Clk <= '0';
    for i in 1 to 1000 loop
      wait for 20 ns; Clk <= not Clk;
    end loop;
    wait;
  end process;
  process begin
    wait for 30 ns; D <= '0';
    wait for 30 ns; D <= '1';
    wait for 30 ns; D <= '0';
    wait for 30 ns; D <= '1';
    wait;
  end process;
end Behavioral;
```


Simulation Waveform



Symbols for D Flip-Flops




Positive edge-triggered
D Flip-Flop



Negative edge-triggered
D Flip-Flop

Setup & Hold Times 1/2

- Timing parameters are associated with the operation of flip-flops
- Recall Q gets the value of D in clock transition




Setup & Hold Times 2/2

- Setup time, t_s
 - The change in the input D must be made before the clock transition.
 - Input D must maintain this new value for a certain minimum amount time.
 - If a change occurs at D less than t_s second before the clock transition, then the output may not acquire this new value.
 - It may even demonstrate unstable behavior.
- Hold time, t_h ,
 - Similarly the value at D must be maintained for a minimum amount of time (i.e. t_h) after the clock transition.

Propagation Time

- Even if setup and hold times are achieved, it takes some time the circuit to propagate the input value to the output.
- This is because of the fact that flip-flops are made of logic gates that have certain propagation times.

D Flip-Flop



Positive edge-triggered
D Flip-Flop

- Characteristic equation
 - $Q(t+1) = D$


D	Q(t+1)
0	0
1	1

Characteristic Table

Other Flip-Flops

- D flip-flop is the most common
 - since it requires the fewest number of gates to construct.
- Two other widely used flip-flops
 - JK flip-flops
 - T flip-flops

JK Flip-Flop



J	K	Q(t+1)	Next State
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	Q'(t)	Complement

J	K	Y	Next State
0	0	y	No change
0	1	0	Reset
1	0	1	Set
1	1	y'	Complement


- Characteristic Equation

- $Q(t+1) = JQ'(t) + K'Q(t)$

- $Y = Jy' + K'y$

Characteristic Table

T (Toggle) Flip-Flop





T	Q(t+1)	next state
0	Q(t)	no change
1	Q'(t)	Complement
T	y	next state
0	y	no change
1	y'	Complement

Characteristic Equation

Characteristic Table



- $Q(t+1) = T \oplus Q(t) = TQ'(t) + T'Q(t)$
- $Y = T \oplus y = Ty' + T'y$



Asynchronous Inputs of Flip-Flops

- They are used to force the flip-flop to a particular state independent of clock
 - "Preset" (direct set) set FF state to 1
 - "Clear" (direct reset) set FF state to 0
- They are especially useful at startup.
 - In digital circuits when the power is turned on, the state of flip-flops are unknown.
 - Asynchronous inputs are used to bring all flip-flops to a known "starting" state prior to clock operation.

Asynchronous Inputs



reset	C	D	Q	Q'	
1	X	X	0	1	Starting State
0	↑	0	0	1	
0	↑	1	1	0	

Design Process

1. Verbal description of desired operation
2. Draw the state diagram
3. Reduce the number of states if necessary and possible: $s = \text{number of states}$
4. Determine the number of flip-flops: $n = \lceil \log_2 s \rceil$
5. State assignment: $\underbrace{00\dots0}_{n\text{-bits}}, \underbrace{00\dots1}_{n\text{-bits}}, \underbrace{00\dots10}_{n\text{-bits}}, \dots$
6. Obtain the **encoded** state table
7. Choose the type of the flip-flops
8. Derive the **simplified flip-flop input equations**
9. Derive the **simplified output equations**
10. Draw the logic diagram


Example: Design of a Synchronous Sequential Circuit

- Verbal description
 - **1st Step:** we want a circuit that detects three or more consecutive 1's in a string of bits.
 - Input: string of bits of any length
 - Output:
 - "1" if the circuit detects such a pattern in the string
 - "0" otherwise

Example: State Diagram


2nd Step: Draw the state diagram

0/0



Synthesis with D Flip-Flops 1/5

- **3rd Step:** State reduction
- **4th Step:** Number of flip-flops
 - 4 states
 - ? flip-flop
- **5th Step:** State assignment



Synthesis with D Flip-Flops 2/5

- **6th Step:** Obtain the state table

Present State		Input	Next State		Output
Y_1	Y_2	x	Y_1	Y_2	z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

Synthesis with D Flip-Flops 3/5

- **7th Step:** Choose the type of the flip-flops
 - D type flip-flops
- **8th Step:** : Derive the simplified flip-flop input equations
 - Boolean expressions for D_1 and D_2

y_2x	00	01	11	10
y_1 0	0	0	1	0
1	0	1	1	0

$$D_1 = y_1x + y_2x$$

y_2x	00	01	11	10
y_1 0	0	1	0	0
1	0	1	1	0

$$D_2 = y_1x + y_2'x$$

Synthesis with D Flip-Flops 4/5

- **9th Step:** : Derive the simplified output equations
 - Boolean expressions for z


$y_2 \backslash y_1$	00	01	11	10
0	0	0	0	0
1	0	0	1	1

$$z = y_1 y_2$$


Synthesis with D Flip-Flops 5/5

- **10th Step:** Draw the logic diagram

$$D_1 = y_1x + y_2x \quad D_2 = y_1x + y_2'x \quad z = y_1y_2$$



Synthesis with JK Flip-Flops and MUXs



Number of states= 6

Number of state variables= 3

Number of flip-flops= 3

Number of Inputs= 0


Number of Outputs= 6

•6 shifting lights

•●= lojik-1

•○= lojik-0

State Diagram & Table



$$Y = Jy' + K'y$$

J	K	Y
0	0	y
0	1	0
1	0	1
1	1	Q'

Present State			Next State			Flip-flop inputs						Outputs					
Y ₂	Y ₁	Y ₀	Y ₂	Y ₁	Y ₀	J ₂	K ₂	J ₁	K ₁	J ₀	K ₀	Z ₅	Z ₄	Z ₃	Z ₂	Z ₁	Z ₀
0	0	0	0	0	1	0	k	0	k	1	k	1	1	1	0	0	0
0	0	1	0	1	0	0	k	1	k	k	1	0	1	1	1	0	0
0	1	0	0	1	1	0	k	k	0	1	k	0	0	1	1	1	0
0	1	1	1	0	0	1	k	k	1	k	1	0	0	0	1	1	1
1	0	0	1	0	1	k	0	0	k	1	k	0	0	1	1	1	0
1	0	1	0	0	0	k	1	0	k	k	1	0	1	1	1	0	0

Implementation of Flip-Flop Input Equations

		y_1y_0			
		00	01	11	10
y_2	0	0	0	0	1
	1	k	k	k	k

$$J_2 = y_1y_0'$$

		y_1y_0			
		00	01	11	10
y_2	0	0	1	k	k
	1	0	0	k	k

$$J_1 = y_2'y_0$$

		y_1y_0			
		00	01	11	10
y_2	0	1	k	k	1
	1	1	k	k	k

$$J_0 = 1$$

		y_1y_0			
		00	01	11	10
y_2	0	k	k	k	k
	1	0	1	k	k

$$K_2 = y_0$$


		y_1y_0			
		00	01	11	10
y_2	0	k	k	1	0
	1	k	k	k	k

$$K_1 = y_0$$


		y_1y_0			
		00	01	11	10
y_2	0	k	1	1	k
	1	k	1	k	k

$$K_0 = 1$$


Implementation of Output Equations



$$z_5 = Y_2' Y_1' Y_0' + k(Y_2 Y_1 Y_0' + Y_2 Y_1 Y_0)$$




$$z_4 = Y_2' Y_1' Y_0' + Y_2' Y_1' Y_0 + Y_2 Y_1' Y_0 + k(Y_2 Y_1 Y_0' + Y_2 Y_1 Y_0)$$




$$z_3 = Y_2' Y_1' Y_0' + Y_2' Y_1' Y_0 + Y_2 Y_1 Y_0' + Y_2 Y_1' Y_0' + Y_2 Y_1' Y_0 + k(Y_2 Y_1 Y_0' + Y_2 Y_1 Y_0)$$

Implementation of Output Equations




$$z_2 = Y_2'Y_1'Y_0 + Y_2'Y_1Y_0' + Y_2'Y_1Y_0 + Y_2Y_1'Y_0' + Y_2Y_1'Y_0 + k(Y_2Y_1Y_0' + Y_2Y_1Y_0)$$



$$z_1 = Y_2'Y_1Y_0' + Y_2'Y_1Y_0 + Y_2Y_1'Y_0' + k(Y_2Y_1Y_0' + Y_2Y_1Y_0)$$


Implementation of Output Equations



$$z_0 = y_2' y_1 y_0 + k(y_2 y_1 y_0' + y_2 y_1 y_0)$$


Logic Diagram

$$J_2 = y_1 y_0' \quad K_2 = y_0 \quad J_1 = y_2' y_0 \quad K_1 = y_0 \quad J_0 = 1 \quad K_1 = 1$$



Synthesis with T Flip-Flops 1/4

- Example: 3-bit binary counter
 $0 \rightarrow 1 \rightarrow 2 \rightarrow \dots \rightarrow 7 \rightarrow 0 \rightarrow 1 \rightarrow 2$



State Diagram

How many flip-flops?

State assignments

- $D_0 \rightarrow 000$
- $D_1 \rightarrow 001$
- $D_2 \rightarrow 010$
- ...
- $D_7 \rightarrow 111$

Synthesis with T Flip-Flops 2/4

- State Table

present state			next state			FF inputs		
Y_2	Y_1	Y_0	Y_2	Y_1	Y_0	T_2	T_1	T_0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

Synthesis with T Flip-Flops 3/4

- Flip-Flop input equations

		$y_1 y_0$			
		00	01	11	10
y_2	0	0	0	1	0
	1	0	0	1	0

$$T_2 = y_1 y_0$$

$$T_0 = 1$$

		$y_1 y_0$			
		00	01	11	10
y_2	0	0	1	1	0
	1	0	1	1	0

$$T_1 = y_0$$


Synthesis with T Flip-Flops 4/4

- Circuit


$$T_2 = Y_1 Y_0$$

$$T_1 = Y_0$$

$$T_0 = 1$$



Unused States



Modulo-5 counter

Present State			Next State		
Y_2	Y_1	Y_0	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0

Example: Unused States 1/4

Present State			Next State		
Y_2	Y_1	Y_0	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0

		y_1y_0			
		00	01	11	10
y_2	0	0	0	1	0
	1	0	X	X	X

$$Y_2 = y_1y_0$$

		y_1y_0			
		00	01	11	10
y_2	0	0	1	0	1
	1	0	X	X	X

$$Y_1 = y_1' y_0 + y_1 y_0'$$

$$= y_1 \oplus y_0$$

		y_1y_0			
		00	01	11	10
y_2	0	1	0	0	1
	1	0	X	X	X

$$Y_0 = y_2' y_0'$$


Example: Unused States 2/4

Present State			Next State		
Y_2	Y_1	Y_0	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	1	0	0

$$Y_2 = Y_1 Y_0$$

$$Y_1 = Y_1 \oplus Y_0$$

$$Y_0 = Y_2' Y_0'$$



The circuit is not locked type.

Example: Unused States 3/4

- Not using don't care conditions

Present State			Next State		
A	B	C	A	B	C
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0

A	BC			
	00	01	11	10
0	0	1	0	1
1	0	0	0	0

$$B(t+1) = A'B'C + A'BC'$$

$$= A'(B \oplus C)$$

A	BC			
	00	01	11	10
0	0	0	1	0
1	0	0	0	0


$$A(t+1) = A'BC$$

A	BC			
	00	01	11	10
0	1	0	0	1
1	0	0	0	0

$$C(t+1) = A'C'$$

Example: Unused States 4/4

Present State			Next State		
A	B	C	A	B	C
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0




$$A(t+1) = A'BC$$

$$B(t+1) = A'(B \oplus C)$$

$$C(t+1) = A'C'$$


Sequential Circuit Timing 1/3

- It is important to analyze the timing behavior of a sequential circuit
 - Ultimate goal is to determine the maximum clock frequency




Sequential Circuit Timing 2/3

$$t_{p,FF} + t_{p,COMB} \gg t_h$$




Sequential Circuit Timing 3/3

- Minimum clock period (or maximum clock frequency)



Example: Sequential Circuit Timing



$$t_{p,NOT} = 0.5 \text{ ns}$$

$$t_{p,XOR} = 2.0 \text{ ns}$$

$$t_{p,FF} = 2.0 \text{ ns}$$


$$t_{p,AND} = t_s = 1.0 \text{ ns}$$

$$t_h = 0.25 \text{ ns}$$

Find the longest path delay from external input to the output

$$t_{p,XOR} + t_{p,XOR} = 2.0 + 2.0 = 4.0 \text{ ns}$$

Example: Sequential Circuit Timing



$$t_{p,NOT} = 0.5 \text{ ns}$$

$$t_{p,XOR} = 2.0 \text{ ns}$$

$$t_{p,FF} = 2.0 \text{ ns}$$


$$t_{p,AND} = t_s = 1.0 \text{ ns}$$

$$t_h = 0.25 \text{ ns}$$

Find the longest path delay in the circuit from external input to positive clock edge

$$t_{p,XOR} + t_{p,NOT} = 2.0 + 0.5 = 2.5 \text{ ns}$$

Example: Sequential Circuit Timing



$$t_{p,NOT} = 0.5 \text{ ns}$$

$$t_{p,XOR} = 2.0 \text{ ns}$$

$$t_{p,FF} = 2.0 \text{ ns}$$


$$t_{p,AND} = t_s = 1.0 \text{ ns}$$

$$t_h = 0.25 \text{ ns}$$

Find the longest path delay from positive clock edge to output

$$t_{p,FF} + t_{p,XOR} = 2.0 + 2.0 = 4.0 \text{ ns}$$

Example: Sequential Circuit Timing



$$t_{p,NOT} = 0.5 \text{ ns}$$

$$t_{p,XOR} = 2.0 \text{ ns}$$

$$t_{p,FF} = 2.0 \text{ ns}$$


$$t_{p,AND} = t_s = 1.0 \text{ ns}$$

$$t_h = 0.25 \text{ ns}$$

Find the longest path delay from positive clock edge to positive clock edge

$$\begin{aligned} & t_{p,FF} + t_{p,AND} + t_{p,XOR} + t_{p,NOT} \\ & = 2.0 + 1.0 + 2.0 + 0.5 = 5.5 \text{ ns} \end{aligned}$$

Example: Sequential Circuit Timing



$$t_{p,NOT} = 0.5 \text{ ns}$$

$$t_{p,XOR} = 2.0 \text{ ns}$$

$$t_{p,FF} = 2.0 \text{ ns}$$

$$t_{p,AND} = t_s = 1.0 \text{ ns}$$

$$t_h = 0.25 \text{ ns}$$


Determine the maximum frequency of operation of the circuit in megahertz

$$\begin{aligned} t_p &= t_{p,FF} + t_{p,AND} + t_{p,XOR} + t_{p,NOT} + t_s \\ &= 2.0 + 1.0 + 2.0 + 0.5 + 1.0 = 6.5 \text{ ns} \end{aligned}$$

$$f_{\max} = 1/t_p = 1/(6.5 \times 10^{-9}) \approx 154 \text{ MHz}$$

Design Example

- Design the synchronous sequential circuit which gives "1" as output when the last 4 values from the 1-bit input are 1010.
- Example: $x = \underline{1010} \underline{1011}$ ise $z = 0001 \ 0000$




Mealy Machine

VHDL Code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity FSM_Mealy_1010 is
    Port ( clk : in STD_LOGIC;
          rst : in STD_LOGIC;
          x : in STD_LOGIC;
          z : out STD_LOGIC);
end FSM_Mealy_1010;
architecture Behavioral of FSM_Mealy_1010 is
    type state_type is
        (Initial,One_Came,One_Zero_Came,One_Z
         ero_One_Came);
    signal state : state_type;
begin
    state_transition: process(clk)    begin
        if(clk'event and clk='1') then
            if(rst='1') then
                state <= Initial;
            else
                case state is
                    when Initial =>
                        if(x='1') then
                            state <= One_Came;
                        else
                            state <= Initial;    end if;
```

```
                when One_Came =>
                    if(x='1') then    state <= One_Came;
                    else                state <= One_Zero_Came;
                    end if;
                when One_Zero_Came =>
                    if(x='1') then    state <= One_Zero_One_Came;
                    else                state <= Initial;
                    end if;
                when One_Zero_One_Came =>
                    if(x='1') then    state <= One_Came;
                    else                state <= Initial;
                    end if;
                end case;
            end if;
        end if;
    end process;
    output: process(state,x)
    begin
        case state is
            when One_Zero_One_Came =>
                if(x='1') then    z <= '0';
                else                z <= '1';
                end if;
            when others =>        z <= '0';
        end case;
    end process;
end Behavioral;
```

Mealy Machine RTL Schematic



Testbench and Behaviour Simulation

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity FSM_Mealy_1010_tb is  
end FSM_Mealy_1010_tb;
```

```
architecture Behavioral of  
    FSM_Mealy_1010_tb is  
    component FSM_Mealy_1010 is  
        Port ( clk : in STD_LOGIC;  
              rst : in STD_LOGIC;  
              x : in STD_LOGIC;  
              z : out STD_LOGIC);  
    end component;  
    signal clk : STD_LOGIC := '0';  
    signal rst,x,z : STD_LOGIC;  
begin
```

```
DUT: FSM_Mealy_1010 Port map(clk,rst,x,z);  
process  
    begin  
        wait for 5 ns;  
        clk <= not clk;  
    end process;  
process    begin  
    rst <= '1';  
    wait for 10 ns; rst<='0';  
    wait for 10 ns; x<='0';  
    wait for 10 ns; x<='1';  
    wait for 10 ns; x<='1';  
    wait for 10 ns; x<='0';  
    wait for 10 ns; x<='1';  
    wait for 10 ns; x<='0';  
    wait for 10 ns; x<='1';  
    wait for 10 ns; x<='0';  
    wait for 10 ns; x<='1';  
    wait for 10 ns; x<='1';  
    wait for 10 ns; x<='0';  
    wait for 10 ns; x<='1';  
    wait for 10 ns; x<='1';  
end process;  
end Behavioral;
```



- Flow Navigator
- Open Block Design
 - Generate Block Design
 - SIMULATION
 - Run Simulation
 - RTL ANALYSIS
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Schematic
 - SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Utilization
 - Report Power
 - Schematic
 - IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
 - PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

PROJECT MANAGER - project_1

Sources

- Design Sources (5)
 - D_FF_Neg_Edge(Behavioral) (D_FF_Neg_Edge.vhd) (2)
 - Master: D_Latch(Behavioral) (D_Latch.vhd) (1)
 - Slave: D_Latch(Behavioral) (D_Latch.vhd) (1)
 - FSM_Mealy_1010(Behavioral) (FSM_Mealy_1010.vhd)
 - FSM(Behavioral) (FSM.vhd)
 - FSM_Moore_1010(Behavioral) (FSM_Moore_1010.vhd)
 - SR_Latch_NOR(Behavioral) (SR_Latch_NOR.vhd)
- Constraints (1)
- Simulation Sources (5)
- Utility Sources

Hierarchy Libraries Compile Order

Source File Properties

FSM_Mealy_1010.vhd

Enabled

Location: E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/project_1/srcs/sources_1/new/FSM_Mealy_1010.vhd

Type: VHDL

Library: xil_defaultlib

Size: 2.0 KB

Modified: Thursday, 4/16/2020 10:39 AM

General Properties

Synthesis Completed

Synthesis successfully completed.

Next

- Run Implementation
- Open Synthesized Design
- View Reports
- Don't show this dialog again

OK Cancel

Project Summary | FSM_Mealy_1010.vhd

E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/project_1/srcs/sources_1/new/FSM_Mealy_1010.vhd

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity FSM_Mealy_1010 is
5      Port ( clk : in STD_LOGIC;
6            rst : in STD_LOGIC;
7            x : in STD_LOGIC;
8            z : out STD_LOGIC);
9  end FSM_Mealy_1010;
10
11 architecture Behavioral of FSM_Mealy_1010 is
12     type state_type is (Initial,One_Came,One_Zero_Came,One_Zero_One_Came);
13     signal state : state_type;
14     begin
15         state_transition: process(clk)
16         begin
17             if (clk'event and clk='1') then
18                 if (rst='1') then
19                     state <= Initial;
20                 else
21                     case state is
22                         when Initial =>
23                             if (x='1') then
24                                 state <= One_Came;
25                             else
26                                 state <= Initial;
27                             end if;
28                         when One_Came =>
29                             if (x='1') then
30                                 state <= One_Zero_Came;
31                             else
32                                 state <= Initial;
33                             end if;
34                         when One_Zero_Came =>
35                             if (x='1') then
36                                 state <= One_Zero_One_Came;
37                             else
38                                 state <= Initial;
39                             end if;
40                         when One_Zero_One_Came =>
41                             if (x='1') then
42                                 state <= Initial;
43                             else
44                                 state <= One_Zero_One_Came;
45                             end if;
46                     end case;
47                 end if;
48             end process;
49         end architecture;
50     
```

Tcl Console Messages Log Report

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAMs	URAM	DSP	Start	Elapsed	Run Strategy	Report Strategy
synth_1	constrs_1	synth_design Complete!								1	2	0.0	0	0	4/16/20, 10:39 AM	00:00:49	Vivado Synthesis Defaults (Vivado Synthesis 2017)	Vivado Synthesis Defaults
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2017)	Vivado Implementation

Flow Navigator

- Open Block Design
- Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS**
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Schematic
- SYNTHESIS**
 - Run Synthesis
 - Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Utilization
 - Report Power
 - Schematic
- IMPLEMENTATION**
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG**
 - Generate Bitstream
 - Open Hardware Manager

PROJECT MANAGER - project_1

Sources

- Design Sources (5)
 - D_FF_Neg_Edge(Behavioral) (D_FF_Neg_Edge.vhd) (2)
 - Master : D_Latch(Behavioral) (D_Latch.vhd) (1)
 - Slave : D_Latch(Behavioral) (D_Latch.vhd) (1)
 - FSM_Mealy_1010(Behavioral) (FSM_Mealy_1010.vhd)**
 - FSM(Behavioral) (FSM.vhd)
 - FSM_Moore_1010(Behavioral) (FSM_Moore_1010.vhd)
 - SR_Latch_NOR(Behavioral) (SR_Latch_NOR.vhd)
- Constraints (1)
- Simulation Sources (5)
- Utility Sources

Source File Properties

FSM_Mealy_1010.vhd

- Enabled
- Location: E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/project_1.srcs/sources_1
- Type: VHDL
- Library: xil_defaultlib
- Size: 2.0 KB
- Modified: Thursday 04/09/20 12:30:23 PM
- Copied to: E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/project_1.srcs/sources_1

General Properties

Project Summary | FSM_Mealy_1010.vhd | **synth_1_synth_report_utilization_0 - synth_1** | synth_1_synth_synthesis_report_0 - synth_1

E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/runs/synth_1/FSM_Mealy_1010_utilization_synth.rpt

```

28 -----
29
30 -----
31 | Site Type | Used | Fixed | Available | Util% |
32 -----
33 | Slice LUTs* | 1 | 0 | 303600 | <0.01 |
34 | LUT as Logic | 1 | 0 | 303600 | <0.01 |
35 | LUT as Memory | 0 | 0 | 130800 | 0.00 |
36 | Slice Registers | 2 | 0 | 607200 | <0.01 |
37 | Register as Flip Flop | 2 | 0 | 607200 | <0.01 |
38 | Register as Latch | 0 | 0 | 607200 | 0.00 |
39 | F7 Muxes | 0 | 0 | 151800 | 0.00 |
40 | F8 Muxes | 0 | 0 | 75900 | 0.00 |
41 -----
42 * Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not
43
44
45 1.1 Summary of Registers by Type
46 -----
47
48 -----
49 | Total | Clock Enable | Synchronous | Asynchronous |
50 -----
51 | 0 | - | - | - |
52 | 0 | - | - | Set |
53 | 0 | - | - | Reset |
54 | 0 | - | Set | - |
55 | 0 | - | Reset | - |
56 | 0 | Yes | - | - |
57 | 0 | Yes | - | Set |
58 | 0 | Yes | - | Reset |
59 | 0 | Yes | Set | - |
60 | 2 | Yes | Reset | - |
61 -----
62
63 -----
    
```

Tcl Console Messages Log **Reports** Design Runs

Report	Type	Options	Modified	Size
synth_1_synth_synthesis_report_0			4/16/20, 10:39 AM	19.5 KB
Implementation				
impl_1				

Flow Navigator

- Open Block Design
- Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS**
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Schematic
- SYNTHESIS**
 - Run Synthesis**
 - Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Utilization
 - Report Power
 - Schematic
- IMPLEMENTATION**
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG**
 - Generate Bitstream
 - Open Hardware Manager

PROJECT MANAGER - project_1

Sources

- Design Sources (5)
 - D_FF_Neg_Edge(Behavioral) (D_FF_Neg_Edge.vhd) (2)
 - Master: D_Latch(Behavioral) (D_Latch.vhd) (1)
 - Slave: D_Latch(Behavioral) (D_Latch.vhd) (1)
 - FSM_Mealy_1010(Behavioral) (FSM_Mealy_1010.vhd)**
 - FSM(Behavioral) (FSM.vhd)
 - FSM_Moore_1010(Behavioral) (FSM_Moore_1010.vhd)
 - SR_Latch_NOR(Behavioral) (SR_Latch_NOR.vhd)
- Constraints (1)
- Simulation Sources (5)
- Utility Sources

Source File Properties

FSM_Mealy_1010.vhd

- Enabled
- Location: E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/project_1.srcs/sources_1
- Type: VHDL
- Library: xil_defaultlib
- Size: 2.0 KB
- Modified: Thursday 04/09/20 12:30:23 PM
- Copied to: E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/project_1.srcs/sources_1

General Properties

Project Summary | FSM_Mealy_1010.vhd | synth_1_synth_report_utilization_0 - synth_1 | **synth_1_synth_synthesis_report_0 - synth_1**

E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/runs/synth_1/FSM_Mealy_1010.vds

```

79 -----
80 INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM_Mealy_1010'
81 -----
82 State | New Encoding | Previous Encoding
83 -----
84 initial | 00 | 00
85 one_came | 01 | 01
86 one_zero_came | 10 | 10
87 one_zero_one_came | 11 | 11
88 -----
89 INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM_Mealy_1010'
90 -----
91 Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1130,398 ; gain = 323,082
92 -----
93
94 Report RIL Partitions:
95 +-----+
96 | RIL Partition | Replication | Instances |
97 +-----+
98 +-----+
99 -----
100 Start RIL Component Statistics
101 -----
102 Detailed RIL Component Info :
103 ----Muxes :
104 4 Input 2 Bit Muxes := 1
105 2 Input 2 Bit Muxes := 4
106 2 Input 1 Bit Muxes := 1
107 -----
108 Finished RIL Component Statistics
109 -----
110
111 Start RIL Hierarchical Component Statistics
112 -----
113 Hierarchical RTL Component report
114 -----
    
```

Tcl Console | Messages | Log | **Reports** | Design Runs

Report	Type	Options	Modified	Size
synth_1_synth_synthesis_report_0			4/16/20, 10:39 AM	19.5 KB
Implementation				
impl_1				

- Flow Navigator
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- SYNTHESIS**
 - Run Synthesis
 - Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design


SYNTHESIZED DESIGN - xc7vx485ffg1157-1

Sources **Netlist**

- FSM_Mealy_1010
 - Nets (14)
 - Leaf Cells (11)

Properties

Select an object to see properties



Tcl Console Messages Log Reports Design Runs **Timing**

Design Timing Summary

General Information	Setup	Hold	Pulse Width
Timer Settings	Worst Negative Slack (WNS): 0,087 ns	Worst Hold Slack (WHS): 0,106 ns	Worst Pulse Width Slack (WPWS): 3,650 ns
Design Timing Summary	Total Negative Slack (TNS): 0,000 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): 0,000 ns
Clock Summary (1)	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Check Timing (1)	Total Number of Endpoints: 3	Total Number of Endpoints: 3	Total Number of Endpoints: 3
Intra-Clock Paths	All user specified timing constraints are met.		
Inter-Clock Paths			
Other Path Groups			

Timing Summary - timing_1

project_1 - [E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/project_1.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Help Quick Access Synthesis Complete

Flow Navigator

- Create Block Design
- Open Block Design
- Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- SYNTHESIS**
 - Run Synthesis
 - Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic
 - IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design

SYNTHESIZED DESIGN - xc7vx485ffg1157-1

Sources Netlist

- FSM_Mealy_1010
 - Nets (14)
 - Leaf Cells (11)

Source File Properties

FSM_Mealy_1010.vhd

Enabled

Location: E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/proj

Type: VHDL

Library: xil_defaultlib

General Properties

Project Summary Device FSM_Mealy_1010.vhd

synth_1_synth_report_utilization_0 - synth_1

synth_1_synth_synthesis_report_0 - synth_1

Timing Constraints

Create Clock

Position	Clock Name	Period (ns)	Rise At (ns)	Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Ce
1	clk	10.000	0.000	5.000	<input type="checkbox"/>	[get_ports -filter { NAME =~ "clk" && DIRECTION == "IN" }]	deneme.xdc	

Double click to create a Create Clock constraint

All Constraints

Position	Command	Scoped Cell
Constrains		
deneme.xdc (E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/srcs/constrs_1/new/deneme.xdc)		
1	create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports -filter { NAME =~ "clk" && DIRECTION == "IN" }]	
2	set_input_delay -clock [get_clocks clk] -min -add_delay 2.0 [get_ports rst]	
3	(Invalid) set_input_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {*}]	
4	(Invalid) set_innut_delay -clock [get_clocks clk] -min -add_delay 2.000 [get_ports {*}]	

Tcl Console

```

Finished Parsing XDC File [E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/srcs/constrs_1/new/deneme.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2420.883 ; gain = 370.379
  
```

Type a Tcl command here

Windows Taskbar: Type here to search, 10:50 16.04.2020

Flow Navigator

- Create Block Design
- Open Block Design
- Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- SYNTHESIS**
 - Run Synthesis
 - Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design


SYNTHESIZED DESIGN - xc7vx485ffg1157-1

Sources Netlist

- FSM_Mealy_1010
 - Nets (14)
 - Leaf Cells (11)

Properties

Select an object to see properties



Tcl Console Messages Log Reports Design Runs Timing

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): -1,913 ns	Worst Hold Slack (WHS): 0,106 ns	Worst Pulse Width Slack (WPWS): 2,650 ns
Total Negative Slack (TNS): -1,913 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): 0,000 ns
Number of Failing Endpoints: 1	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 3	Total Number of Endpoints: 3	Total Number of Endpoints: 3

Timing constraints are not met.

Timing Summary - timing_1

The screenshot shows the Vivado IDE interface. The 'Settings' dialog is open, displaying the 'Synthesis' section. The 'Strategy' dropdown is open, showing 'Vivado Synthesis Defaults (Vivado Sy...)' selected. The 'Report Options' section shows 'Vivado Synthesis Default Reports (Vivado Synthesis 2017)'. The 'Options' section includes 'Write Incremental Synthesis' (unchecked), 'Incremental synthesis: Not set', and 'Strategy: Vivado Synthesis Defaults (Vivado Sy...'. The 'Properties' section shows 'Synth Design (vivado)' with various options like '-tcl.pre', '-tcl.post', '-flatten_hierarchy', etc.

On the right, a table displays synthesis results:

Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Cell
3.000	<input type="checkbox"/>	[get_ports -filter { NAME =~ "clk" && DIRECTION == "IN" }]	deneme.xdc	

Below the table, a 'Scoped Cell' section is visible, showing the filter expression: '&& DIRECTION == "IN"]'. At the bottom, a 'Timing Summary - timing_1' section shows:

Slack (WPWS):	2.650 ns
Negative Slack (TPWS):	0.000 ns
Endpoints:	0
Total Number of Endpoints:	3

File Edit Flow Tools Reports Window Layout View Settings

Flow Navigator SYNTHESIZED DESIGN * - xc7vx4

- Create Block Design
- Open Block Design
- Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- SYNTHESIS**
 - Run Synthesis
 - Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design

Sources Netlist

- FSM_Mealy_1010
 - Nets (14)
 - Leaf Cells (11)

Properties

Tcl Console Messages

Report is out of date because of the following reason(s):

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

- Check Timing (1)
- Intra-Clock Paths

Timing Summary - timing_1

Total Number of Endpoints: 3 Total Number of Endpoints: 3 Total Number of Endpoints: 3

Synthesis
Specify various settings associated to Synthesis

General

- Simulation
- Elaboration
- Synthesis**
- Implementation
- Bitstream
- IP

Tool Settings

- Project
- IP Defaults
- Board Repository
- Source File
- Display
- WebTalk
- Help
- Text Editor
- 3rd Party Simulators
- Colors
- Selection Rules
- Shortcuts
- Strategies
- Window Behavior

Constraints

Default constraint set: `constrs_1` (active)

Report Options

Strategy: Vivado Synthesis Default Reports (Vivado Synthesis 2017)

Options

Write Incremental Synthesis

Incremental synthesis: Not set

Strategy: `Flow_PerfOptimized_high` (Vivado Synthesis 2017)

Description: Higher performance designs, resource sharing is tu

Synth Design (vivado)	
tcl.pre	...
tcl.post	...
-flatten_hierarchy	rebuilt
-gated_clock_conversion	off
-bufg	12
-fanout_limit*	400
-directive	Default
-retiming	<input type="checkbox"/>
-fsm_extraction*	one_hot
-keep_equivalent_registers*	<input checked="" type="checkbox"/>
-resource_sharing*	off
-control_set_opt_threshold	auto
-no_lc*	<input checked="" type="checkbox"/>
-no_srlextract	<input type="checkbox"/>

Select an option above to see a description of it

OK Cancel Apply Restore...

Synthesis Complete

Default Layout

Fall At (ns)	Add Clock	Source Objects	Source File	Scoped Ce
3.000	<input type="checkbox"/>	[get_ports -filter { NAME =~ "clk" && DIRECTION == "IN" }]	deneme.xdc	

deneme.xdc

Scoped Cell

[get_ports -filter { NAME =~ "clk" && DIRECTION == "IN" }]

Cancel

Slack (WPWS): 2,650 ns

Negative Slack (TPWS): 0,000 ns

Endpoints: 0

project_1 - [E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/project_1.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Help Quick Access

Synthesis Complete

Flow Navigator

- Open Block Design
- Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic
 - IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
 - PROGRAM AND DEB

SYNTHESIZED DESIGN - synth_1 | xc7vx485ffg1157-1 ma

Sources **Netlist**

- FSM_Mealy_1010
 - Nets (14)
 - Leaf Cells (11)

Source File Properties

Select an object to see properties

Tcl Console Messages Log Reports Design

- General Information
- Timer Settings
- Design Timing Summary
 - Clock Summary (1)
 - Check Timing (1)
 - Intra-Clock Paths
 - Inter-Clock Paths
 - Other Path Groups

Timing Summary - timing_1 x | Timing Summary - timing_2 x | Timing Summary - timing_3 x | Timing Summary - timing_4 x | **Timing Summary - timing_5** x

Settings

Project Settings

- General
- Simulation
- Elaboration
- Synthesis
- Implementation
- Bitstream
- IP

Tool Settings

- Project
- IP Defaults
- Board Repository
- Source File
- Display
- WebTalk
- Help
- Text Editor
- 3rd Party Simulators
- Colors
- Selection Rules
- Shortcuts
- Strategies
- Window Behavior

Simulation

Specify various settings associated to Simulation

Target simulator: Vivado Simulator

Simulator language: Mixed

Simulation set: sim_1

Simulation top module name: SR_Latch_NOR_tb

Compilation Elaboration **Simulation** Netlist Advanced

xsim.simulate.tcl.post	
xsim.simulate.runtime	1000ns
xsim.simulate.log_all_signals*	<input checked="" type="checkbox"/>
xsim.simulate.no_quit	<input type="checkbox"/>
xsim.simulate.custom_tcl	
xsim.simulate.wdb	
xsim.simulate.saif_scope	
xsim.simulate.saif	mealy_power.saif
xsim.simulate.saif_all_signals	<input checked="" type="checkbox"/>
xsim.simulate.add_positional	<input type="checkbox"/>
xsim.simulate.xsim.more_options	

xsim.simulate.saif
SAIF filename

OK Cancel Apply Restore...

650 ns
000 ns

Type here to search

TUR 11:06 16.04.2020

Flow Navigator

- Open Block Design
- Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaboration
 - Report
 - Report Noise
 - Schematic
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Vivado Simulator

SOURCES

- FSM_Mealy_1010 (Behavioral) (FSM_Mealy_1010.vhd)
- FSM (Behavioral) (FSM.vhd)
- FSM_Moore_1010 (Behavioral) (FSM_Moore_1010.vhd)
- SR_Latch_NOR (Behavioral) (SR_Latch_NOR.vhd)
- FSM_Moore_1010_tb (Behavioral) (FSM_Moore_1010_tb.vhd)
- SR_Latch_NOR_tb (Behavioral) (SR_Latch_NOR_tb.vhd)
- FSM (Behavioral) (FSM.vhd)

Run Behavioral Simulation

Run Post-Synthesis Functional Simulation

Run Post-Synthesis Timing Simulation

Run Post-Implementation Functional Simulation

Run Post-Implementation Timing Simulation

Source File Properties

FSM_Mealy_1010_tb.vhd

Enabled

Location: E:/BernaDerster/Yukseklisans/Aselsan/FSM/proj

Type: VHDL

Library: xil_defaultlib

Timing Constraints

Position	Clock	Clock Edge	Delay Transition	Min/Max Delay Path	Add Delay	Latencies Included	Delay Value	Objects	Source File
4	[get_clocks clk]	rise		min	<input checked="" type="checkbox"/>	None	0.000	[get_ports z]	deneme.xdc
5	[get_clocks clk]	rise		max	<input checked="" type="checkbox"/>	None	2.000	[get_ports z]	deneme.xdc

Double click to create a Set Output Delay constraint

All Constraints

Position	Command	Scoped Cell
1	create_clock -period 8.000 -name clk -waveform {0.000 4.000} [get_ports -filter { NAME =~ "clk" && DIRECTION == "IN" }]	
2	(Invalid) set_input_delay -clock [get_clocks clk] -min -add_delay 2.000 [get_ports {x*}]	
3	set_input_delay -clock [get_clocks clk] -min -add_delay 2.0 [get_ports rst]	
4	set_input_delay -clock [get_clocks clk] -max -add_delay 2.0 [get_ports rst]	


Tcl Console Messages Log Reports Design Runs Timing


Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0,087 ns	Worst Hold Slack (WHS): 0,106 ns	Worst Pulse Width Slack (WPWS): 3,650 ns
Total Negative Slack (TNS): 0,000 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): 0,000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 3	Total Number of Endpoints: 3	Total Number of Endpoints: 3

All user specified timing constraints are met.







project_1 - [E:/Berna/Dersler/Yukseklisans/Aselsan/FSM/project_1/project_1.xpr] - Vivado 2019.1

File Edit Flow Tools Reports Window Layout View Help Quick Access

Implementation Complete ✓

Default Layout

Flow Navigator SYNTHESIZED DESIGN - synth_2 | xc7vx485ffg1157-1

IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design
- Report Methodology
- Report DRC
- Report Noise
- Schematic

SYNTHESIS

- Run Synthesis
- Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Set Up Debug
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic

IMPLEMENTATION

Sources Netlist

- FSM_Mealy_1010
 - Nets (18)
 - Leaf Cells (15)

Properties

Select an object to see properties

Project Summary x Device x FSM_Mealy_1010.vhd x FSM_Mealy_1010_tb.vhd

Tcl Console Messages Log Reports Design Runs Power x Timing

Summary

Settings

Summary (0.243 W, Margin: N/A)

Power Supply

Utilization Details

- Hierarchical (<0.001 W)
- Signals (<0.001 W)
 - Data (<0.001 W)
 - Set/Reset (<0.001 W)
- Logic (<0.001 W)
- I/O (<0.001 W)

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.243 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 25,3°C

Thermal Margin: 59,7°C (41,1 W)

Effective θJA: 1,4°C/W

Power supplied to off-chip devices: 0 W

Confidence level: **Low**

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power

99%


- Dynamic: <0.001 W (<1%)
- 18% Signals: <0.001 W (18%)
- 23% Logic: <0.001 W (23%)
- 59% I/O: <0.001 W (59%)
- Device Static: 0.242 W (99%)

power_1

Type here to search

TUR 13:08 16.04.2020

Moore Machine




VHDL Code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity FSM_Mealy_1010 is
    Port ( clk : in STD_LOGIC;
          rst : in STD_LOGIC;
          x : in STD_LOGIC;
          z : out STD_LOGIC);
end FSM_Mealy_1010;
architecture Behavioral of FSM_Mealy_1010 is
    type state_type is
        (Initial,One_Came,One_Zero_Came,One_Ze
         ro_One_Came,One_Zero_One_Zero_Came);
    signal state : state_type;
begin
    state_transition: process(clk) begin
        if(clk'event and clk='1') then
            if(rst='1') then
                state <= Initial;
            else
                case state is
                    when Initial =>
                        if(x='1') then
                            state <= One_Came;
                        else
                            state <= Initial; end if;
                    when One_Came =>
                        if(x='1') then
                            state <= One_Came;
                        else
                            state <= One_Zero_Came;
                        end if;
                    when One_Zero_Came =>
                        if(x='1') then
                            state <= One_Zero_One_Came;
                        else
                            state <= Initial;
                        end if;
                    when One_Zero_One_Came =>
                        if(x='1') then
                            state <= One_Came;
                        else
                            state <= One_Zero_One_Zero_Came;
                        end if;
                    when One_Zero_One_Zero_Came =>
                        if(x='1') then
                            state <= One_Came;
                        else
                            state <= Initial;
                        end if;
                end case;
            end if; end if;
        end process;
    output: process(state)
    begin
        case state is
            when One_Zero_One_Zero_Came =>
                z <= '1';
            when others =>
                z <= '0';
            end case;
        end process;
    end Behavioral;
```

```
when One_Came =>
    if(x='1') then    state <= One_Came;
    else              state <= One_Zero_Came;
    end if;
when One_Zero_Came =>
    if(x='1') then    state <= One_Zero_One_Came;
    else              state <= Initial;
    end if;
when One_Zero_One_Came =>
    if(x='1') then    state <= One_Came;
    else              state <= One_Zero_One_Zero_Came;
    end if;
when One_Zero_One_Zero_Came =>
    if(x='1') then    state <= One_Came;
    else              state <= Initial;
    end if;
end case;
end if; end if;
end process;
output: process(state)
begin
    case state is
        when One_Zero_One_Zero_Came =>
            z <= '1';
        when others =>
            z <= '0';
        end case;
    end process;
end Behavioral;
```

Moore Machine RTL Schematic



Timing Diagram

