

Digital Circuits

Analysis of clocked synchronous sequential circuits

Before we start to design sequential circuits, we will see how to analyze a given sequential circuit.

Reminder: Implementation of a sequential circuit means implementation of the functions F (flip-flop excitation) and G (output). (See 9.1 and 9.2)

I: Input, S: Current State, S+: Next state. O: Output $S^+ = \mathbf{H}(I,S)$, Mealy: O = G(I,S)Moore: O = G(S)

Analyzing a synchronous circuit means determining the behavior of the circuit (i.e., answering the question "What does the circuit do?"), which is given by the functions F and G

The analysis of a synchronous circuit consists of five steps

- 1. Determine the expressions of the function F (inputs of flip-flops).
- 2. Use F and characteristic equations of the flip-flops to find the expression of H.
- 3. Construct the state table that specifies the next state of the circuit for every possible combination of input and current state.
- 4. Determine the expressions of the output function G.
- 5. Determine the output values using G, and construct the state/output table. (Optional) To see the behavior of the circuit better, draw the state diagram (also called a state graph), which shows all state transitions and outputs of the machine graphically. http://akademi.itu.edu.tr/en/buzluca/

2011 - 2023 Feza BUZLUCA

Determination of next states (function H):

The F function of a clocked sequential circuit determines the input values of the flip-flops (flip-flop excitation)

These input values, along with the current state of the flip-flop, determine the next state of the flip-flop (i.e., the output of the flip-flop after the transition of the clock signal) (Slides 9.1 and 9.2).

 $S^+ = \mathbf{H}(LS)$

Function H is a combination of function F and characteristic equations of the flipflops.


The functional behavior of a latch or flip-flop can be described by a characteristic equation that specifies the flip-flop's next state as a function of its inputs and


Characteristic equations for the flip-flops:


 $Q(t+1) = S + \overline{R} \cdot Q(t)$ (SR = 0) S-R FF: J-K FF: $Q(t+1) = J \cdot \overline{Q(t)} + \overline{K} \cdot Q(t)$ D FF

Q(t+1) = D $Q(t+1) = T \oplus Q(t)$ T FF


/akademi.itu.edu.tr/en/buzluca 2011 - 2023 Feza BUZLUCA











ttp://akademi.itu.edu.tr/en/buzluca/











Digital Circuits 4. Determine the expression of the output function G (Moore model; output depends only on state variables.) $Z = Q_1 \cdot Q_0$ 5 Construct the state/output table Since the output depends only on the present state in X 0 1 Z the Moore model, there is only a single output column B_CC D (only one output value is written in each row), Α 0 Α ν. independent of the input. В В 0, Each row corresponds to a state Ċ. Ď Reading the table and diagram: B.0 A.0 When the machine is in state A: if it receives a "1" at the input, after the transition of the clock signal the machine goes to state B, and then the output becomes 0. D,1 C,0 In the state diagram of a circuit in the Moore X=0 model, the output value for each state is written in the state circle because the output (Compare to diagram in 9.7) is a function of only the present state ttp://akademi.itu.edu.tr/en/buzluca



Interpretation of Outputs in Mealy and Moore Models

If you check the output of a digital circuit at a certain moment, you will always read a logical 0 or 1 (except high impedance outputs).

However, this value may not be valid due to some reasons. For example, due to internal delays, the circuit might not have finished its job, yet.

Therefore, it is important when to read (sample) the output.

In clocked synchronous sequential circuits, outputs are sampled (read) at different times depending on the model (Mealy or Moore).


Mealy Model:

Since the output depends also on the input, if the input changes, the output changes at the same time (actually, after the propagation delay).

A circuit designed using the Mealy model operates as follows:

- 1. Input values (I) are applied.
- 2. Output values are obtained as a function of the input and current state. O=G(S.I)
- 3. The active edge of the clock signal (for example, rising edge (0 to 1 transition)) arrives at the flip-flops.
- 4. The machine goes to the next state. The next state is a function of the input and current state. S^+ =H(S,I)

n://akademi.itu.edu.tr/en/huzluca



Digital Circuits

Moore Model:

In the Moore model, since the output is the function of the state only, change in the input cannot affect the output immediately.

The effect of changes in input can be seen on the output just after the change in the state

A circuit designed using the Moore model operates as follows:


- 1. Input values (I) are applied.
- The active edge of the clock signal (for example, rising edge (0 to 1 transition)) arrives at the flip-flops.
- The machine goes to the next state. The next state is a function of the input and current state. S+=H(S,I)
- The output value is determined as a function of the new state. O=G(S)


In the Moore model, the output which results from application of a given input does not appear until after the clock pulse.

Therefore, the output sequence is displaced in time with respect to the input sequence.

tp://akademi.itu.edu.tr/en/buzluca/

2011 - 2023 Feza BUZLUCA 9.16





- (longest path) in the F circuit.
- Before the active edge of the clock (for example, a rising edge) arrives, the circuit F must finish its job, and the inputs of the flip-flops must be stable and valid.
- Possible hazards in F must also end before the clock signal becomes active.

://akademi.itu.edu.tr/en/buzluca/ **@ ⊕ ⊕ ⊕**

