





Digital Circuits


License: https://creativecommons.org/licenses/by-nc-nd/4.0/















































Digital Circuits

License: https://creativecommons.org/licenses/by-nc-nd/4.0/

## Design of Logic Circuits Using Decoders:

Each possible input to the decoder can be considered as a minterm.

A decoder can be viewed as a "minterm generator" because each output is "1" only when a particular minterm evaluates to "1" (Slide 5.18).

Remember that any logic expression can be represented as the sum (OR) of minterms, so it follows that we can implement any logical expression by ORing the related output(s) of a decoder.

A general logic circuit with n inputs and m outputs can be implemented by using only one n:2" decoder and, in addition with OR gates.

- n inputs (variables) of the function are connected to the n select lines of the decoder
- · Each output of a decoder corresponds to a minterm.
- · The outputs of the decoder, which correspond to the minterms of the function are added by using an OR gate.


http://akademi.itu.edu.tr/en/buzluca


Digital Circuits


An example of the usage of the decoders:

2011-2023 Feza BUZLUCA

5.19







## instant of time In other words, two devices cannot be active at the same time For example, memory modules connected to a common bus These types of devices have "chip select" (CS) inputs, which are used to activate or deactivate them. They have three-state outputs, as explained in the following slides Decoders can be used to select the active unit. Example: A decoder that controls 4 devices, which are connected to a common bus. Common Bus #0 EN s<sub>1</sub> s<sub>0</sub> #3 Device Device Device Device 0 0 + #0 #2 #3 cs 0 1 cs cs cs 1 0 $O_3$ O<sub>0</sub> O<sub>1</sub> 02 2.4 0 Decoder ΕN s<sub>1</sub> s<sub>0</sub> ΕN du tr/en/buzluca/ **@ ⊕ ⊕** 5.23 2011-2023 Feza BUZLUCA

Some systems require only one unit (device) in a group to be active at a certain

## Normally, the output of a logic device is in one of the two logic states, i.e., "0" or "1" Some logic devices are designed this way so their outputs can be in a third state. This is often referred to as a Hi-Z (high-impedance) state of the output because the circuit offers a very high resistance or impedance to the flow of current. In this state, the output behaves like it is not connected to the circuit. The use of three-state logic permits the outputs of two or more gates or other logic devices to be connected together. For example, the devices on slide 5.23 are designed to connect to a common bus. When the chip select input of a device is not asserted, its output is in the third state. We will cover the implementation of the devices with three-state outputs in section 11, "Internal Structures of Electronic Digital Circuits."

Three-State Logic

Digital Circuits

http://akademi.itu.edu.tr/en/buzluca/ @ **099** 2011-2023 Feza BUZLUCA 5.24

