

#### **Computer Architecture** 3.3 Data Transfer Modes between I/O Interfaces and Memory 1. Programmed I/O (software polling): It is the responsibility of the processor a) to periodically check the status of the I/O interface (ready/busy, complete) b) to perform the data transfer between memory (registers) and I/O interface. Read from the I/O Interface: Write to the I/O Interface: The CPU runs a program to check the If the CPU has data to send, it checks status of the I/O interface. the status of the I/O interface. If the I/O interface If the I/O interface Read status Read status has received data has finished the from a peripheral it previous operation it sets the "READY" sets the "COMPLETE" Data Complete flag. flag. Ready? No No The CPU reads data The CPU reads data Yes from the I/O from the memory and interface and writes Read data writes it to the I/O Read data from I/O interface. to the memory. from memory interface Write data to Write data to memory I/O interface @ ⊕ ⊕ ⊕

### Computer Architecture

#### 1. Programmed I/O cont'd:

#### Disadvantage:

The main disadvantage of this technique is the **busy-waiting** of the CPU while checking the status of the I/O units.

The CPU performs both I/O operations:

a) Checking the status of the I/O units.

While checking the status, the CPU cannot run other programs (busy-waiting).

b) Data transfer is also performed by the CPU (The data goes over the CPU).

# Advantage:

This technique is simple. Additional hardware units are not necessary.

- When the CPU does not have any tasks other than performing I/O operations or
- If the CPU cannot execute another program without performing the I/O operation,

then busy-waiting is not a problem.

For such systems, programmed I/O is a simple and suitable technique for I/O operations.

http://akademi.itu.edu.tr/en/buziuca



2013 - 2020 Feza BUZLUCA 3.6

#### **Computer Architecture**

#### 2. Interrupt-Driven I/O:

In the interrupt-driven technique, the CPU sets the I/O interface to send an interrupt request if it is ready.

## Advantage:

The CPU does not need to check the status continuously. The "busy- waiting" problem does not exist.

The CPU can run other programs while the I/O interface is receiving data from or sending to a peripheral.

The I/O interface will then interrupt the processor to request service when it is ready to exchange data with the CPU.

The processor interrupts its current program, runs the interrupt service routine in which the data transfer is executed, and then resumes its former processing.

In this technique, the CPU does not check the status, but it is still the responsibility of the processor to perform the data transfer.

#### Disadvantage:

Interrupt processing has its own overhead (saving the return address, program status, and registers, as well as performing some other operations) (Section 4).

At the end of the service routine, return address and program status are read. Interrupt-driven I/O <u>is not</u> suitable for applications where I/O operations are performed very frequently.

**⊕** ⊕ ⊕

http://akademi.itu.edu.tr/en/buzluca

2013 - 2020 Feza BUZLUCA 3.7

## **Computer Architecture**

### 3. Direct Memory Access (DMA):

In the programmed and interrupt-driven techniques, the CPU is responsible for transferring data between memory and I/O interfaces.

The CPU must execute a number of instructions for each I/O transfer.

The direct memory access (DMA) technique involves an additional hardware module on the system bus, called the DMA controller (DMA $\mathcal{C}$ ).

The DMAC is capable of acting as the CPU and of taking over control of the system bus from the processor.

When the CPU needs to read or write a block of data, it initializes the DMAC by sending the necessary information (address, size, transfer mode etc.).

Thus, it delegates responsibility for the I/O operation to the DMAC.

The CPU can continue with its other programs during the transfer of data.

The data does not go through the CPU.

The DMAC uses the system bus only when the processor does not need it, or it must force the processor to suspend the bus operations temporarily.

The DMA technique is suitable for applications where large volumes of data are transferred and I/O operations are performed very frequently.


An additional hardware module (DMAC) is necessary.


DMA is explained in Section 5.


http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info





2013 - 2020 Feza BUZLUCA 3.8














#### **Computer Architecture**

## Control Signals of MC68000 used for memory access

- AS' (Address Strobe): It is asserted (active low) by the processor to indicate that a valid memory address exists on the address bus.
  - It starts the bus cycle. First handshaking signal.
- UDS' (Upper Data Strobe) and LDS' (Lower Data Strobe): They determine the size of the data being accessed (word or byte).
  - Word: Both are asserted (low).
  - Byte (odd address): LDS' asserted, D0-D7 used
  - Byte (even address): UDS' asserted, D8-D15 used
- DTACK' (Data Transfer Acknowledge): Handshaking input pin of 68000
   Handshake signal generated by the device (memory/interface) being accessed indicates that the data bus contents are valid and that the 68000 may proceed with the data transfer.
- VPA' (Valid Peripheral Address): This input informs the 68k that it has addressed a 6800 peripheral and that the data transfer should be synchronized with the E clock.
  - If VPA' is asserted during a bus operation (AS' is active), the 68000 acts like a 68xx and uses VMA and E signals to access the peripheral.

http://akademi.itu.edu.tr/en/buzluca



2013 - 2020 Feza BUZLUCA 3.15

