

Computer Architecture

CU

instruction from the CU.

compared to each other.

akademi.itu.edu.tr/en/buzluca www.buzluca.info

Example: Vector and array processors.

b) SIMD: Single Instruction stream, Multiple Data stream

PU1 (DS1) MM1

PUn ↔ MMn

MM2

Several PUs are under the control of the same CU. All PUs receive the same

Each PU has its own data memory (hence multiple data), so that the same instruction is executed by multiple PUs using different data streams.

c) MISD: Multiple Instruction stream, Single Data stream (No commercial

Different instructions are executed on the same data at the same time.

It can be used to provide fault tolerance with different backup systems

<u>@08</u>0

operating on the same data to provide independent results that are

IS

PU2

multiprocessor of this type has been built to date.)

2013 - 2020 Feza BUZLUCA

CU: Control Unit

memory module.

PU: Processing Unit

MM: Memory Module

Each PU can have its own

2013 - 2020 Feza BUZLUCA 9.3







### uter Architecture Computer Architecture 9.2 Shared Memory (Tightly Coupled) Systems 9.2.1 Symmetric Multiprocessors (SMP) / Uniform memory access (UMA) A shared memory multiprocessor offers the programmer a single physical systems address space (shared memory). Processors communicate through <u>shared variables</u> in memory. Characteristics: All processors are capable of accessing any memory location via load and store · Processors have access to a single, common address space (shared memory) and instructions. are controlled by a single operating system. The system is controlled by an integrated <u>common operating system</u> that provides interaction between processors and their programs at the job, task, There are two or more processors with identical capabilities. • All processors can perform the same functions (symmetric). file, and data element levels. Processors share the same main memory and I/O facilities. • Because of shared variables, the operating system must support System components are interconnected by a bus or other internal connection synchronization among processors (processes, threads). scheme such as a crossbar switch. There are two different types of shared memory systems: The memory access time is approximately the same for each processor a) Symmetric multiprocessor (SMP) or Uniform memory access (UMA) systems: (symmetric) (UMA). It takes about the same time to access main memory (symmetric) no matter which processor requests it and no matter which word is requested. b) Nonuniform memory access (NUMA) multiprocessors: The processors still share the same single address space, but memory modules are physically distributed in the system. A processor can access nearby memory faster.

9.7

## Computer Architecture

akademi.itu.edu.tr/en/buzluca www.buzluca.info

http://a

9.2.1 Symmetric Multiprocessors (SMP) / Uniform memory access (UMA) systems (cont'd)

@090

2013 - 2020 Feza BUZLUCA

### Potential benefits:

- Performance: In situations where more than one program executes at the same time, an SMP system will have considerably better performance than a uniprocessor because different programs can run on different processors simultaneously.
   Availability: Since all processors can perform the same functions, the failure
- of a single processor does not halt the machine. • Incremental growth (scaling): A user can increase the performance of a system by adding another processor.

However! As more processors are added, competition for access to the bus leads to a decline in performance (64 processors max.).

http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info 2013 - 2020 Feza BUZLUCA 9.9



### Computer Architecture Organization (SMP UMA): Processor Processor Processor Cache Cache Cache .... Shared Cache I/O Main Interconnection System Memory Modules (Shared bus or a switching mechanism) I/O Each processor consists of a control unit, ALU, registers, and, typically, one or more levels of cache. The memory can be interleaved or a multiported, allowing simultaneous accesses to separate blocks of memory. The interconnection system can be designed in different ways (e.g., a shared bus or a crossbar switch). ademi.itu.edu.tr/en/buzluca w.buzluca.info <u>@08</u>0 2013 - 2020 Feza BUZLUCA 9.10

<u>@08</u>9

2013 - 2020 Feza BUZLUCA

9.8

http://akademi.itu.edu.tr/en/buzluca

Advantages:		
<ul> <li>Simplicity: The physical intersection of each proces</li> </ul>	erface and the addressi sor remain the same as	ng, arbitration, and time- in a single-processor syster
<ul> <li>Flexibility: It is generally e processors to the bus (but,</li> </ul>	asy to expand the syste there is a limit).	em by attaching more
<ul> <li>Reliability: The bus is essen attached device should not a</li> </ul>	tially a passive medium, cause failure of the who	, and the failure of any ble system.
Drawback:		
<ul> <li>Performance:</li> </ul>		
<ul> <li>All memory references po</li> </ul>	iss through the common	bus.
<ul> <li>The bus cycle time limits</li> </ul>	the speed of the system	m.
<ul> <li>The common bus is used accessing the bus, other</li> </ul>	on a time-sharing basis. processors cannot acces	When a processor or DMAC ss main memory.
<ul> <li>The shared bus limits the</li> </ul>	number of processors	in the system to 16-64.
Solution:		
<ul> <li>Equip each processor with a kept in cache memories. Her</li> </ul>	local cache memory: Mo nce, the need to access	ost frequently used data ar the main memory is reduce
<ul> <li>Cache coherence problem same word in other cache that an update has taken</li> </ul>	: If a word is modified s will be invalid. Other   place (explained in chap	in one cache, the copies of processors must be alerted oter 9.4 Cache Coherence).
http://akademi.itu.edu.tr/en/buzluca	@ 080	2013 - 2020 Feza BUZLUCA 9.12

Computer Architecture
9.2.2 Nonuniform memory access (NUMA) multiprocessors
In SMP systems, the common bus is a performance bottleneck.
The number of processors is limited.
Loosely coupled systems (clusters) can be a solution, but in these systems, applications cannot see a global memory.
NUMA systems are designed to achieve large-scale multiprocessing while retaining the advantages of shared memory.
Characteristics:
<ul> <li>Processors have access to a single address space (shared memory) and are controlled by a single operating system.</li> </ul>
• The shared memory is physically distributed to all CPUs. These systems are also called <b>distributed shared memory</b> systems.
• A CPU can access its own memory module faster than other modules.
Performance:
<ul> <li>If processes and data can be distributed in the system so that CPUs are mostly accessing their own main memory modules (or local cache memories) and rarely remote memory modules, then the performance of the system increases</li> </ul>





### Computer Architecture

# 9.3 Distributed (loosely coupled) systems, Multicomputers

- · Each processor has its own physical address space.
- These processors communicate via message passing.
- The most widespread example of the message passing system are **clusters**.
- Clusters are collections of computers that are connected to each other over
- standard network equipment.
  When these clusters arow to tens of thousands of servers and beyond to
- When these clusters grow to tens of thousands of servers and beyond, they are called warehouse-scale computers (cloud computing).
   Renefits:
- Scalability:
  - A cluster can have tens, hundreds, or even thousands of machines, each of which is a multiprocessor.
- It is possible to add new systems to the cluster in small increments. High availability:
- Each node in a cluster is a standalone computer; therefore, the failure of one node does not mean loss of service.
- Superior price/performance:
- Using cheap commodity building blocks, it is possible to build a cluster with great computing power.

http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info

Computer Architecture

//akademi.itu.edu.tr/en/buzluca

2013 - 2020 Feza BUZLUCA 9.15



# 9.4 Cache Coherence To reduce the average access time and the required memory bandwidth, cache memories are used. Caching of shared data introduces the cache coherence problem. Multiple copies of the same data can exist in different caches simultaneously, and if processors are allowed to update their own copies freely, an inconsistent view of memory can result. Image: Processor 1 Image: Processor 2 L1 Cache Image: Processor 2 Image: Processor 1 Image: Processor 2 Image: Pr

@0§9

2013 - 2020 Feza BUZLUCA

9.17

# Computer Architecture

### 9.4.1 Software solutions:

- Software cache coherence schemes attempt to avoid the need for additional hardware circuitry.
- The compiler and operating system deal with the problem at compile time.
  However, they make conservative decisions, leading to inefficient cache
- Towever, they make conservative decisions, leading to the filterin cache utilization.
   Compiler based machanisms parform on analysis on the code to data minition.
- Compiler-based mechanisms perform an analysis on the code to determine which data items may become (when) unsafe for caching, and they mark those items.

The operating system or hardware then prevents these items from being cached.

- The simplest approach is to prevent any shared data variables from being cached (too conservative and inefficient).
- The more efficient approach is to analyze the code to determine safe and critical periods for shared variables and to insert instructions into the code to enforce cache coherence.

http://akademi.itu.edu.tr/en/buzluca

Computer Architecture	Computer Architecture	
9.4.2 Hardware solutions:	a) Directory protocols (cont'd):	
<ul> <li>a) Directory protocols:</li> <li>There is a <u>centralized controller</u> that maintains a directory that is stored in main memory.</li> <li>The directory contains information about which processors have a copy of which lines (frames) in their private caches.</li> <li>Writing to (updating) cache:</li> <li>When a processor wants to write to a local copy of a line, it must request exclusive access to the line from the controller.</li> <li>The controller sends a message to all processors, forcing each of them to invalidate its copy.</li> <li>After receiving acknowledgments back from each such processor, the controller grants exclusive access to the requesting processor.</li> </ul>	<ul> <li>Reading:</li> <li>Reading:</li> <li>When a processor tries to read a line that is exclusively granted to another processor, a miss occurs (data is invalid).</li> <li>If the write-through mechanism is used, the data in main memory is valid.</li> <li>If the write-back mechanism is used, the controller issues a command to the processor holding that line that requires the processor to do a write back to main memory.</li> <li>The line may now be shared for reading by the original processor and the requesting processor.</li> <li>Drawbacks:</li> <li>The centralized controller is a bottleneck. All requests are sent to the same controller.</li> <li>Overhead of communication between local cache controllers and the central controller.</li> <li>Advantage:</li> <li>Effective in large-scale systems that involve multiple buses or some other complex interconnection scheme.</li> </ul>	
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info 2013 - 2020 Feza BUZLUCA 9.19	http://akademi.ltu.edu.tr/en/buzluca http://www.buzluca.info 2013 - 2020 Feza BUZLUCA 9.20	

### Computer Architecture Computer Architecture b) Snoopy protocols (cont'd): b) Snoopy protocols: There are two types of snoopy protocols: write-invalidate and write-update The responsibility for maintaining cache coherence is $\underline{\mbox{distributed}}$ among all of Write-invalidate protocol: the cache controllers in the multiprocessor system. - When one of the processors wants to perform a write to the line in the private cache, it sends an "invalidate" message. When a shared cache frame (line) is updated, the local controller announces this operation to all other caches by a broadcast mechanism. • All snooping cache controllers invalidate their copies of the appropriate cache Each cache controller is able to "snoop" on the network to observe these line broadcasted notifications, and react accordingly (for example, invalidate the • Once the line is exclusive (not shared), the owning processor can write to its copy copy). Snoopy protocols are suitable for a bus-based multiprocessor because the • If the write-through method is used, the data is also written to main memory. shared bus provides a simple mechanism for broadcasting and snooping. • If another CPU attempts to read this data a miss occurs and data is fetched Remember: Local caches are used to decrease the traffic on the shared bus. from main memory. Therefore, care must be taken not to increase the traffic on the shared bus Write-update protocol: by broadcasting and snooping. • When one of the processors wants to update a shared line, it broadcasts the new data to all other processors so that they can also update their private caches. • At the same time, the CPU updates its own copy in the cache. Experience has shown that invalidate protocols use significantly less bandwidth. http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info <u>@08</u>0 2013 - 2020 Feza BUZLUCA 9.21 <u>@08</u>0 2013 - 2020 Feza BUZLUCA 9.22

Computer Architecture				
The MESI (Modified Exclusive Shared Invalid) Protocol				
A snoopy, write-invalidate cache coherence protocol				
<ul> <li>It allows the use of the write-back method. Main memory is not updated until it is necessary to replace the frame.</li> </ul>				ited until
• Each cache frame (line) can be in one of four states (2 status bits):				
M (Modified): The frame in this cache main memory. This frame is valid only	is modified in this cack	l. It is diff ne.	erent fron	n the
E (Exclusive): The frame in the cache not present in any othe	usive): The frame in the cache is the same as that in main memory and is not present in any other cache.			
S (Shared): The frame in the cache may be present in anoth	The frame in the cache is the same as that in main memory and may be present in another cache.			
I (Invalid): The line in the cache does not contain valid data.				
	Modified	Exclusive	Shared	Invalid
Is the cache frame valid?	Yes	Yes	Yes	No
Is the data in the main memory valid?	No	Yes	Yes	-
Do copies exist in other caches?	No	No	Maybe	Maybe
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info	000	2013 - 2	020 Feza BUZLI	JCA 9.23







Computer Architecture	Computer Architecture		
Read Miss (Invalid state) cont'd:	Write Miss (Invalid state):		
<ul> <li>Possible responses (cont'd):</li> </ul>	• The processor starts to fetch the frame from main memory.		
C. If another cache has a modified (dirty) copy, it blocks the memory read	• The CPU issues the signal read-with-intent-to-modify on the bus.		
operation and provides the requested frame.	<ul> <li>There are two possible scenarios:</li> </ul>		
This data is also written to main memory.	A. If another cache has a modified copy of the frame, it signals the requesting		
There are different implementations. The requesting CPU can read the data	CPU (some words in this frame have been modified).		
from the responding CPU or from main memory after the memory has been	The requesting CPU terminates the bus operation and waits.		
upaatea. The responding CPU changes its line from modified to shared.	The other CPU writes the modified cache frame back to main memory, and transitions the state of the cache from modified to invalid.		
The initiating CPU transitions the cache frame from invalid to shared.	The initiating CPU again issues the signal read-with-intent-to-modify on the		
D. If no other cache has a copy of the requested frame, then no signals are	bus and reads the frame from main memory.		
returned.	The CPU modifies the word in the frame and transitions the state of the		
The initiating CPU reads the frame from memory and transitions the cache	frame to modified.		
frame from invalid to exclusive. Read Hit:	B. If no other cache has a modified copy of the requested frame, then no signals are returned.		
<ul> <li>The CPU simply reads the required data from the cache.</li> </ul>	The initiating CPU reads the frame from main memory and modifies it.		
<ul> <li>The cache frame remains in the same (current) state: modified, shared, or exclusive.</li> </ul>	If one or more caches have a clean copy of the frame in the shared or exclusive state, each cache invalidates its copy of the frame.		
Itp://akademi.itu.edu.tr/en/buzluca 9.27	http://akademi.itu.edu.tr/en/buzluca 9.28		

# Computer Architecture Write Hit:

Comput Rea

The CPU attempts to write (modify a variable), and the variable (frame) is in the local cache.

Operations depend on the state of the frame being modified.

# Shared:

- The CPU broadcasts the "invalidate" signal on the shared bus.
- Each CPU that has a shared copy of the frame in its cache transitions the state • of that frame from "shared" to "invalid".
- The initiating CPU updates the variable and transitions its copy of the frame from "shared" to "modified".

@0§0

2013 - 2020 Feza BUZLUCA 9.29

# Exclusive:

- The CPU already has the sole (exclusive) copy of the data.
- The CPU updates the variable and transitions its copy of the frame from
- "exclusive" to "modified". Modified:
- The CPU already has the sole modified copy of the data.
- The CPU updates the variable. The state remains as "modified".

# kademi.itu.edu.tr/en/buzluca

Computer Architecture		
Example:		
In a symmetric multiprocessor (SMP) system with a shared bus, there are two CPUs (CPU1 and CPU2) that have local cache memories.		
The system does not have a shared L2 cache.		
The cache control units use the set associative mapping technique, where each set contains two frames (two-way set associative).		
In write operations, Flagged Write Back (FWB) with Write Allocate (WA) methods are used.		
Assume that there is a shared variable X in the system. To provide cache coherence, the snoopy MESI protocol is used.		
The following questions can be answered independently.		
a) Assume that caches of both CPUs include valid copies of variable X. If the copy of X is in set:1, frame:0 in the cache of CPU1, can we know its location in the cache of CPU2? Why?		
Solution:		
In a symmetric multiprocessor (SMP) system, CPUs use the same memory space. Therefore, variable X has the same address in spaces of both CPU1 and CPU2.		
If it is in set:1, frame:0 in the cache of CPU1, then it must be also in set:1 in the cache of CPU2. However, we cannot know which frame of set 1 it is in.		
http://akademi.itu.edu.tr/en/buzluca		

2013 - 2020 Feza BUZLUCA 9.28

Computer Architecture	Computer Arabitecture
Computer Architecture <b>Example (cont'd):</b> b) Assume that the frame in the cache of CPU1 containing variable X is in state "exclusive". What is the state of the corresponding frame in the cache of CPU2? Solution: In this case, valid copies of variable X are in main memory and in the cache of CPU1. Therefore, the state of the corresponding frame in the cache of CPU2 must be in check "implicit".	Owerhead for communication. High cost of communications between
De in state <b>invalia</b> . c) Assume that the frame in the cache of CPU1 containing variable X is in state "modified", and CPU2 wants to write to variable X. List the operations performed by the MESI protocol. Solution: Tf it is in state "modified" in CPU1 then it does not exist (invalid) in CPU2	<ul> <li>Writing parallel programs is difficult.</li> <li>Partitioning into independent parts with similar loads: Scheduling and load balancing problem.</li> <li>Synchronization: Dependencies, critical sections</li> </ul>
<ul> <li>CPU2 (write miss) issues the signal read-with-intent-to-modify.</li> <li>CPU1 signals the requesting CPU2 "Main memory is not valid".</li> <li>CPU1 writes the modified cache frame back to main memory and transitions the state of the cache from "modified" to "invalid".</li> <li>CPU2 issues the signal read-with-intent-to-modify again and reads the frame from main memory.</li> <li>CPU2 modifies the word in the frame and transitions the state of the frame to "modified".</li> </ul>	
http://akademi.itu.edu.tr/en/buzluca construction constru	http://akademi.itu.edu.tr/en/buzluca colored 2013 - 2020 Feza BUZLUCA 9.32









Computer Architecture
The performance wall and search for new solutions *
Computing has evolved because of improvements in semiconductor devices (transistors) and computer architecture (cache memories, pipeline, etc.).
However, these improvements (especially, Moore's Law) are ending.
Designers increase the clock frequency and/or the number of transistors in an integrated circuit (IC) to increase the processing speed of computers.
However, this causes heat/cooling problems (power wall).
Architectural solutions such as pipelining and multicore systems also have their own problems.
However, demands for performance in excess of 1 million trillion floating-point operations per second (1 exaflops) are arising from novel software paradigms to address problems in big data, machine learning, and security.
Many industry experts believe that, by 2020, computing will reach the long- predicted <b>performance wall</b> .
Visit the web site of the IEEE Rebooting Computing Initiative to explore the future of computing systems in the architecture, device, and circuit domains.
http://rebootingcomputing.ieee.org/
*Source: T. M. Conte, E. P. DeBenedictis, P. A. Gargini, and E. Track, "Rebooting Computing: The Road Ahead," Computer, vol. 50, no. 1, pp. 20–29, Jan. 2017.
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info 2013 - 2020 Feza BUZLUCA 9.37