


Computer Architecture	Computer Architecture
1.1. Why study Computer Architecture?	1.1. Why study Computer Architecture? (cont'd) From: IEEE/ACM Computer Engineering Curricula 2016:
From: Curriculum Guidelines for Undergraduate Degree Programs in Computer Science (2013)	"One area of concern to the computer engineer is the software/hardware interface, where difficult trade-off decisions often provide engineering challenges.
prepared by the Joint Task Force on Computing Curricula of the IEEE (Institute of Electrical and Electronics Engineers) Computer Society	Considerations on this interface or boundary lead to an appreciation of and insights into computer architecture and the importance of a computer's machine code.
and ACM (Association for Computing Machinery)	At this boundary, difficult decisions regarding hardware/software trade-offs can occur, and they lead naturally to the design of special-purpose computers and systems.
 <u>https://www.acm.org/education/curricula-recommendations</u> Computing professionals should not regard the computer as just a black box that executes programs by magic. 	For example, in the design of a safety-critical system, it is important to ensure that the system not harm the user or the public.
 Computer architecture is a key component of computer engineering, and the practicing computer engineer should have (at least) a practical understanding of this topic. 	The computer engineer must thoroughly test, even with unlikely parameters, the hardware and software, and ultimately the system itself, to ensure that the system operates properly and reliably."
 Students need to understand computer architecture to develop programs that can achieve high performance through a programmer's awareness of parallelism and latency. 	The Purpose of the Course 1. Learning how to provide hardware-based solutions (design computer systems) to engineering problems (considering speed, cost)
 In selecting a system to use, students should be able to understand the tradeoff among various components, such as CPU clock speed, cycles per 	 Learning how to choose an appropriate computer system to solve a problem (to realize a project) considering requirements such as processing and memory capabilities
instruction, memory size, and average memory access time.	3. Developing high-quality software for large and embedded systems
http://akademi.itu.edu.tr/en/buzluca/	http://akademi.itu.edu.tr/en/buzluca/

Topics:	
• The Pipeline	
 Instruction Pipeline (Instruction) 	tion-Level Parallelism)
 Pipeline hazards and solution 	S
Input/Output Organization	
 Handshaking 	
\cdot Data transfer between CPU	and memory
• Exceptions and Interrupts	
 Vectors, multiple interrupts, 	priority, nested interrupts
Direct Memory Access - DMA	
• Memory Organization	
 Cache memory 	
 Virtual Memory (Operating) 	systems)
RAID: (Redundant Array of Inde	pendent/Inexpensive Disks)
• Multiprocessor and multicore sys	items
 Cache coherence 	



Computer Architecture	License: https://creativecommons.org/licenses/by-nc-nd/4.0/	Computer Architecture
1.3 The Centra	l Processing Unit - CPU	1.3.1.1 According to instruction sets and addressing modes:
1.3.1 Categorization of C	PLIe	a) CISC (Complex Instruction Set Computer)
•		b) RISC (Reduced Instruction Set Computer)
CPUS can be categorized b	ased on various properties:	CISC:
• Numbers of operands:		
	ess machines (stack machines)	Motivation:
•		 A desire to simplify compilers. The machine language is made to look as much like a high-level language as possible.
	ess machines (accumulator machines)	 A desire to improve performance. Shorter programs written with powerful
 I wo operand/addre memory-memory) 	ess machines (register-register, register-memory,	instructions
, ,,	lange marking	Characteristics;
 Three operand/add 		 Large number of instructions (100-250)
 Instruction sets and a 	ddressing modes	 Complex instructions and complex addressing modes (indirect memory acces)
 CISC (Complex Inst 	truction Set Computer)	 Instructions that directly operate on memory locations
 RISC (Reduced Ins 	truction Set Computer)	Microprogrammed control unit
 Instruction and data n 	namoniae	Consequences:
		 Instructions have different lengths (difficult to decode and prefetch).
 Von Neumann archi 		 Some instructions are used very rarely.
 Harvard architectu 	ire	 The processor has a complex internal structure.
http://akademi.itu.edu.tr/en/buzluca/	2013 - 2022 Feza BUZLUCA 1.7	http://akademi.itu.edu.tr/en/buzluca/

Computer Architecture	Computer Architecture
RISC:	Characteristics of Reduced Instruction Set Architectures
Motivation: Programs written in high-level languages were compiled on CISC processors, and analysis of the generated code yielded the following results. • There are many assignment operations (A = B).	Although a variety of different approaches to reduced instruction set architecture have been taken, certain characteristics are common to all of them: • A small set of instructions (about 30)
 Most of the instructions in a compiled program are the relatively simple ones. 	 Simple instructions with simple format (fixed length, easy to decode)
Complex machine instructions are often hard to exploit because the compiler	 Simple addressing modes
 must find those cases that exactly fit the construct. Accessed operands are mostly local and scalar (not array or vector). 	Register-to-register operations
 Function calls (subroutines) have a large overhead: saving the return address, 	 Memory access only for load/store instructions (load-store architecture).
transfer of parameters, local variables, stack (memory) access	One instruction per clock cycle (owing to pipelining)
 Most (98%) of the subroutines transfer 6 or fewer parameters.¹ 	Hardwired control unit
 Most (92%) of the subroutines use 6 or fewer local scalar variables.¹ 	Other Characteristics:
 Depth of nesting function calls is mostly (99%) less than 8.² 	Not all of the features listed below are included in all RISC processors, and CISC
Based on these results, RISC processors with simple instructions which operate	processors may also include some of these features:
only on registers and access memory only for load/store operations were designed.	• A large number of registers (128-256) (Register File)
	Overlapped register window to transfer parameters and to save local data
 Andrew S. Tanenbaum, Implications of structured programming for machine architecture, Communications of the ACM, Vol.21, No.3 (1978), pp. 237 - 246 	Instruction pipeline
2. Yuval Tamir and Carlo H. Sequin, "Strategies for Managing the Register File in RISC,"	Harvard architecture
IEEE Transactions on Computers Vol. C-32(11) pp. 977-989, 1983.	http://akademi.itu.edu.tr/en/buzluca/
http://akademi.itu.edu.tr/en/buziuca/ 2013 - 2022 Feza BUZLUCA 1.9	http://akademi.itu.edu.tr/en/buziuca/ http://www.buziuca.info

Computer Architecture	
Examples of CISC and RISC proce	ssors:
· CISC:	
VAX, PDP-11, Intel x86 until P	entium, Motorola 68K.
• RISC:	
MIPS, SPARC, Alpha, HP-PA, F	PowerPC, i860, i960, ARM, Atmel AVR
 Hybrid (Outer CISC shell with an in Pentium, AMD Athlon. 	ner RISC core):
There is a growing realization that	
• RISC designs may benefit from the	inclusion of some CISC features, and
• CISC designs may benefit from the	inclusion of some RISC features.
The result is that	
 the more recent RISC designs, nota and 	bly the PowerPC, are no longer "pure" RISC
• the more recent CISC designs, nota models, do incorporate some RISC c	bly the Pentium II and later Pentium haracteristics.
http://akademi.itu.edu.tr/en/buzluca/	2013 - 2022 Feza BUZLUCA 1.11

Computer Architecture	

Examples of products where RISC processors are used: • ARM:

- Apple iPod, Apple iPhone, iPod Touch, Apple iPad.
- Samsung mobile devices (Cortex-A)
 RIM BlackBerry smartphone/email device
 Microsoft Windows Mobile
- $\boldsymbol{\cdot}$ Nintendo Game Boy Advance
- · MIPS:
 - SGI computers, PlayStation, PlayStation 2


• Power (Performance Optimization With Enhanced RISC) Architecture by IBM:


2013 - 2022 Feza BUZLUCA 1.12


- IBM supercomputers, midrange servers, and workstations
- Apple PowerPC-based Macintosh
- Nintendo Gamecube, Wii
- Microsoft Xbox 360
- Sony PlayStation 3
- Atmel AVR:

• BMW cars

http://akademi.itu.edu.tr/en/buzluca/







Computer Architecture

1.3.2 Internal Structure of a CPU

Data Processing Unit:


- Performs data processing and internal data storage functions.
- Includes registers, arithmetic-logic unit, floating point unit, data pipeline.


Control Unit:

- Decodes and interprets instructions; provides control signals to the data processing unit.
- Actually controls the operation of the CPU and hence the computer.
- Is designed as a finite state machine (refer to instruction cycles of the CPU for the states (instruction fetch, data fetch, execution, etc.))
- Can be implemented as a
 - synchronous sequential circuit (hardwired) or
 - microprogrammed machine.

Remember each instruction in the machine language of the processor is translated into a sequence of lower-level control unit instructions which are called microinstructions.


The internal structure of an exemplary CPU is shown on slide 1.17. http://dadami.iu.edu.tr/anbuzuca/ http://dadami.iu.e








Computer Architecture	Computer Architecture
 4 CPU Performance and Its Factors Remember: All synchronous sequential digital circuits are constructed using a clock signal running at a constant rate (See BLG 231E lecture notes). 	1.4.2 Clock cycles per instruction (CPI): The average number of clock cycles each instruction takes to execute.
These discrete time events are called clock periods, clocks, cycles, or clock cycles. We refer to the time of a clock period by its duration (e.g., 0.5 ns) or by its rate (e.g., 2 GHz). Remember: Since the CPU is implemented as a synchronous sequential digital	$CPI = \frac{CPU \ clock \ cycles \ for \ a \ program}{Instruction \ count} \ (IC)$ Here, instruction count (IC) is the number of machine-language instructions that constitute the program.
circuit, it is also triggered by a clock signal. 1.4.1 CPU execution time for a program:	These instructions are either generated by the compilers from high-level programs or written by the systems programmers using the assembly language of the processor.
CPU Time = CPU clock cycles for a program X Clock cycle time or $CPU Time = \frac{CPU clock cycles for a program}{Clock rate}$ $Clock rate = \frac{1}{Clock cycle}$	Since different instructions may take different amounts of time depending on what they do (especially in CISC processors), CPI is an average of all the instructions executed in the program. Example: MC68000 instructions
The hardware designer can improve performance by reducing the number of clock cycles required for a program or the length of the clock cycle.	CLR.W D0; Clear Data register D0 8 cycles ADD.W (A1)+,D0; Add data pointed by A1 to D0 and increment A1 16 cycles
However, there is often a trade-off between the number of clock cycles needed for a program and the length of each cycle. Many techniques that decrease the number of clock cycles may also increase the clock cycle time.	Each execution of a given instruction may take a different number of clock cycles due to data and branch hazards (pipelining, DMA; we will discuss these topics later).
http://akademi.itu.edu.tr/en/buzluca/	http://akademi.itu.edu.tr/en/buzluca/

CPU Time = instruction count (IC) X Cycles per instruction (CPI) X Clock cycle time or, since the clock rate is the inverse of clock cycle time: CPU Time = $\frac{\text{Instruction count (IC) X Cycles per instruction (CPI)}}{\text{CPU Time} = \frac{\text{CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock}{\text{CPU time}_A = CPU clock cycles}_A X Clock cycle time}{\text{CPU time}_A = CPU clock}{\text{CPU time}_A $	Computer Architecture	Computer Architecture					
Required clock cycles for a program: Two implementations of the same instruction set architecture. CPU Clock Cycles = Instruction count (IC) X Cycles per instruction (CPI) Clock cycle time: 250 ps (0.25 ns) and a CPI of 2.0 for some program. CPU Time = CPU Clock Cycles X Clock cycle time Clock cycle time: 500 ps (0.5 ns) and a CPI of 1.2 for the same program and by how much? Basic performance equation: CPU Time = IC X CPI X Clock cycles time CPU Time = IC X CPI X Clock cycles per instruction (CPI) X Clock cycle time: Which computer is faster for this program and by how much? Solution: Each computer executes the same number of instructions (IC) for CPU clock cycles are instruction (CPI) CPU Time = Instruction count (IC) X Cycles per instruction (CPI) Clock cycle time: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) Clock cycles are CPU clock cycles are counter executes the same number of instructions (IC) for CPU clock cycles are CPU clock cycles be instructions (IC) for CPU clock cycles be instructions (IC) for CPU time are CPU clock cycles be instructions (IC) for CPU time are CPU clock cycles be set to computer are counter are cycles and the program and by how much? CPU Time = Instruction count (IC) X Cycles per instruction (CPI) Clock cycle time: CPU Time = CPU clock cycle time: CPU time are CPU clock cycles be set to conce cycle time. CPU time = CPU clock cycle time: Computer are cycles be cycle time. CPU time = CPU clock cycles be	1.4.3 CPU Performance Equation:	Example:					
CPU Clock Cycles = Instruction count (IC) X Cycles per instruction (CPI) CPU time for the program: CPU Time = CPU Clock Cycles X Clock cycle time Basic performance equation: CPU Time = IC X CPI X Clock cycle time CPU Time = IC X CPI X Clock cycle time CPU Time = Instruction count (IC) X Cycles per instruction (CPI) X Clock cycle time: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) X Clock cycle time: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) CPU Time = Instruction count (IC) X Cycles per instruction (CPI) CPU Time = Instruction count (IC) X Cycles per instruction (CPI) CPU Time = Instruction count (IC) X Cycles per instruction (CPI) CPU Time = CPU clock cycles A Clock cycle time: CPU Time = CPU clock cycles a feeting performance characteristics: • Clock cycle time: Hardware technology and organization		Two implementations of the same instruction set architecture.					
CPU time for the program: Computer for the program: CPU Time = CPU Clock Cycles X Clock cycle time Computer B: Basic performance equation: Clock cycle time: 500 ps (0.5 ns) and a CPI of 1.2 for the same p CPU Time = IC X CPI X Clock cycle time Solution: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) X Clock cycle time: Solution: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) Clock cycle time: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) Clock cycle time: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) Clock cycle time: CPU Time = CPU Clock cycles per instruction (CPI) Clock cycles per instruction (CPI) CPU Time = CPU Clock cycles per instruction (CPI) Clock rate CPU Time = CPU clock cycles per instruction (CPI) Clock rate CPU Time = CPU clock cycles per instruction (CPI) Clock rate CPU Time = CPU clock cycles per instruction (CPI) Clock rate CPU time _A = CPU clock cycles X Clock cycle time _A CPU time _A = CPU clock cycles X Clock cycle time _A CPU time _B = CPU clock cycles be = 500 X IC ps Computer CPU time _B = IC X 1.2 X 500 ps = 600 X IC ps Computer CPU time _B = IC X 1.2 X 500 ps = 600 X IC ps Computer		Computer A: picoseconds					
CPU Time = CPU Clock Cycles X Clock cycle time Clock cycles time: 500 ps (0.5 ns) and a CPI of 1.2 for the same p Basic performance equation: Clock cycle time: 500 ps (0.5 ns) and a CPI of 1.2 for the same p CPU Time = IC X CPI X Clock cycle time Which computer is faster for this program and by how much? Solution: Each computer executes the same number of instructions (IC) for CPU clock cycles _A = IC X 2.0 or, since the clock rate is the inverse of clock cycle time: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) CPU Time = Instruction count (IC) X Cycles per instruction (CPI) Clock cycle time: CPU Time = CPU Clock cycles a flecting performance characteristics: Clock cycle time: Hardware technology and organization							
Basic performance equation: Which computer is faster for this program and by how much? CPU Time = IC X CPI X Clock cycle time Solution: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) X Clock cycle time: Each computer is faster for this program and by how much? or, since the clock rate is the inverse of clock cycle time: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) CPU Time = Instruction count (IC) X Cycles per instruction (CPI) Clock cycles per instruction (CPI) CPU Time = Instruction count (IC) X Cycles per instruction (CPI) Clock cycles per instruction (CPI) CPU Time = CPU clock cycles per instruction (CPI) Clock rate CPU Time = CPU clock cycles per instruction (CPI) Clock rate CPU Time = CPU clock cycles per instruction (CPI) Clock rate CPU time = CPU clock cycles per instruction (CPI) Clock rate CPU time = CPU clock cycles per instruction (CPI) Clock rate CPU time = CPU clock cycles per instruction (CPI) Clock cycles per instruction count (IC) to cycles per instruction (CPI) Clock cycle time: Clock cycles per instruction (CPI) <t< td=""><td></td><td></td></t<>							
Basic performance equation: Solution: CPU Time = IC X CPI X Clock cycle time Solution: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) X Clock cycle time: Each computer executes the same number of instructions (IC) for CPU clock cycles _A = IC X 2.0 or, since the clock rate is the inverse of clock cycle time: CPU Time = Instruction count (IC) X Cycles per instruction (CPI) CPU Time = Instruction count (IC) X Cycles per instruction (CPI) Clock rate CPU Time = CPU clock cycles _A X Clock cycle time _A CPU time _A = CPU clock cycles _B X Clock cycle time _A CPU Time = CPU time = CPU clock cycles _B X Clock cycle time _B Computer CPU time _B = CPU clock cycles _B X Clock cycle time _B Computer CPU time _B = IC X 1.2 X 500 ps = 600 X IC ps Computer CPU time _B = IC X 1.2 X 500 ps = 600 X IC ps Computer CPU time _B = IC X 1.2 X 500 ps = 600 X IC ps Computer CPU time _B = IC X 1.2 X 500 ps = 600 X IC ps Computer CPU time _B = IC X 1.2 X 500 ps = 600 X IC ps Computer CPU time _B = IC X 1.2 X 500 ps = 600 X IC ps Computer CPU time _B = IC X 1.2 X 500 ps = 500 X IC ps Computer CPU time _B = IC X 1.2 X 500 ps = 500 X IC ps Computer CPU time _B = IC X 1.2 X 500 ps = 500 X IC ps Computer	CFU Time = CFU Clock Cycles & Clock Cycle time						
CPU Time = ICX CP1 X Clock cycle time CPU Time = Instruction count (IC) X Cycles per instruction (CP1) X Clock cycle time: or, since the clock rate is the inverse of clock cycle time: CPU Time = Instruction count (IC) X Cycles per instruction (CP1) CPU Time = Instruction count (IC) X Cycles per instruction (CP1) CPU Time = Instruction count (IC) X Cycles per instruction (CP1) CPU Time = CPU clock cycles A Clock cycle time. CPU Time = CPU time = CPU clock cycles A Clock cycle time. CPU Time = CPU time = CPU clock cycles A Clock cycle time. CPU time = CPU clock cycles A Clock cycle time. CPU time = CPU clock cycles A Clock cycle time. CPU time = CPU clock cycles A Clock cycle time. CPU time = CPU clock cycles B CO X IC ps CPU time = IC X 1.2 X 500 ps = 600 X IC ps CPU time = IC X 1.2 X 500 ps = 600 X IC ps CPU time = IC X 1.2 X 500 ps = 600 X IC ps CPU time = IC X 1.2 X 500 ps = 600 X IC ps CPU time = IC X 1.2 X 500 ps = 600 X IC ps CPU time = IC X 1.2 X 500 ps = 600 X IC ps CPU time = IC X 1.2 X 500 ps = 600 X IC ps CPU time = IC X 1.2 X 500 ps = 600 X IC ps	Basic performance equation:						
CPU Time = Instruction count (IC) X Cycles per instruction (CPI) X Clock cycle time: CPU clock cycles_a = IC X 2.0 or, since the clock rate is the inverse of clock cycle time: CPU clock cycles_a = IC X 1.2 CPU Time = Instruction count (IC) X Cycles per instruction (CPI) Clock rate CPU Time = CPU clock cycles_a X Clock cycle time; CPU time_a = CPU clock cycles_a X Clock cycle time_a CPU Time = CPU clock cycles_a X Clock cycle time; CPU time_a = CPU clock cycles_a X Clock cycle time_a CPU time = CPU clock cycles_a X Clock cycle time; CPU time_a = CPU clock cycles_a X Clock cycle time_a CPU time = CPU clock cycles_a X Clock cycle time; CPU time_a = CPU clock cycles_a X Clock cycle time_a CPU time = CPU clock cycles_a X Clock cycle time; CPU time_a = CPU clock cycles_a X Clock cycle time_a CPU time = CPU clock cycles_a X Clock cycle time; CPU time_a = CPU clock cycles_a X Clock cycle time; CPU time = IC X 1.2 X 500 ps = 600 X IC ps Compute CPU time = IC X 1.2 X 500 ps = 600 X IC ps Compute CPU time; If amount faster is given by the ratio of the execution times:	CPU Time = IC X CPI X Clock cycle time						
CPU Time = Instruction count (IC) X Cycles per instruction (CPI) CPU Time = CPU time =	CPU Time = Instruction count (IC) X Cycles per instruction (CPI) X Clock cycle time	Each computer executes the same number of instructions (IC) for the program. CPU clock cycles _A = IC X 2.0					
CPU Time = CPU time A = IC X 2.0 X 250 ps = 500 X IC ps CPU time a = IC X 2.0 X 250 ps = 500 X IC ps Compute CPU time b = CPU clock cycles X Clock cycles time b = CPU time b =	or, since the clock rate is the inverse of clock cycle time:	CPU clock cycles _B = IC X 1.2					
Clock rate Clock rate Technologies affecting performance characteristics: CPU time _B = CPU clock cycles _B X Clock cycle time _B Clock cycle time: Hardware technology and organization The amount faster is given by the ratio of the execution times:	Instruction count (IC) X Cycles per instruction (CPI)						
Technologies affecting performance characteristics: CPU time _B = IC X 1.2 X 500 ps = 600 X IC ps • Clock cycle time: Hardware technology and organization The amount faster is given by the ratio of the execution times:		CPU time _A = IC X 2.0 X 250 ps = 500 X IC ps					
Clock cycle time: Hardware technology and organization The amount faster is given by the ratio of the execution times:		CPU time _B = CPU clock cycles _B X Clock cycle time _B Computer A is faster.					
older cycle mile hardware reenhology and organization	Technologies affecting performance characteristics:						
CPI: Organization and instruction set architecture Instruction count: Instruction set architecture and compiler technology	 Clock cycle time: Hardware technology and organization 	5,					
• Instruction count: Instruction set architecture and compiler technology CPU performance _B = 1 / Execution time _B = Execution time _A = 500 2	 CPI: Organization and instruction set architecture 	CPU performance _A 1 / Execution time _A Execution time _B 600 X IC ps					
	 Instruction count: Instruction set architecture and compiler technology 	CPU performance _B $=$ 1 / Execution time _B $=$ Execution time _A $=$ 500 X IC ps $=$ 1.2					
http://akademi.itu.edu.tr/en/buzluca/	http://akademi.itu.edu.tr/en/buzluca/	http://akademi.itu.edu.tr/en/buzluca/					









Computer Architecture License: https://creativecommons.org/licenses/by-nc-nd/4.0/

1.5 The evolution of computers

Characteristics of evolution:

Increase in processor speed, increase in level of integration of circuits, decrease in component size, increase in memory size, and increase in I/O capacity and speed. Reasons for the increase in processor speed:

Achievemente in processor sp

Achievements in material:

Shrinking size of microprocessor components (this reduces the distance between components and hence increases speed)

Organizational improvements:

Heavy use of pipelining and parallel execution techniques, multiple ALUs multicore designs

Cache memories

In this course, we will discuss the organizational improvements.

http://akademi.itu.edu.tr/en/buzluca/


2013 - 2022 Feza BUZLUCA 1.29

Computer Architecture

1.5.1 Improvements and Problems in Computer Organization and Architecture There are three main approaches to achieving increased processor speed: 1. Increasing the hardware speed of the processor (clock speed) (But !) 2. Making changes to the processor organization and architecture that increase the effective speed of instruction execution (parallelism, pipeline) 3. Increasing the size and speed of cache memories As clock speed and logic density increase, a number of problems arises (#1 above). **Power:** It is difficult to dissipate the heat generated on high-density, high-speed chips (the power wall, slide 1.31). RC delay: The speed at which electrons can flow on a chip between transistors is limited by the resistance and capacitance of the metal wires connecting them. The wire interconnects become thinner, increasing resistance. Also, the wires are closer together, increasing capacitance. Therefore, it is not possible to increase the clock speed. Memory latency: In addition, the speed of memories does not increase at the same rate as that of processors. Memory speeds lag processor speeds. http://akademi.itu.edu.tr/en/buzluca/ 2013 - 2022 Feza BUZLUCA 1.30

Computer Architecture Computer Architecture Integration of circuits The Power Wall * Moore's law (by Gordon Moore, cofounder of Intel): "The number of transistors Dynamic power per transistor (P) is proportional to frequency of operation (f) that can be put on a single chip is doubling every year and this pace will continue times the square of the operating voltage (V) $(P \sim V^2 f)$ into the near future". (1965) To reduce the power increase, the operating voltage can be decreased, but it is Since the 1970s, the number of transistors on integrated circuits has been limited by the transistors' operating threshold voltages. doubling approximately every 18 months. The total dynamic power dissipated by an entire IC can be expressed as $\mathbf{P} \sim \mathbf{N} \mathbf{f}$, Today, most visible with DRAM capacity. Its growth is slowing down. where N represents the total number of transistors operating simultaneously. Gordon Moore expects Moore's law will end by around 2025. Increasing the number of transistors at Moore's law pace and increasing the Growth in Transistor Count on Integrated Circuits (DRAM): operating frequency is bound to reach a thermal dissipation limit—the power wall. By 2003, processors exceeded 200 W per chip. This milestone marked the transistor ICs Moore's law promulgated Firs 100 bn crossing of a power threshold that requires far more expensive cooling technologies, which were outside the system-cost envelope of PC hardware at 10 bn 1 bn chip 100 m 10 m that time. Transistors per The industry had to choose which to slow down: the growth of the 100,00 10,000 microprocessor's transistor number from one generation to the next, or the operational frequency rate. 1,000 100 They decided on the second option, which maintained Moore's law but sacrificed 10 frequency growth. 1947 55 75 80 95 2000 70 90 85 60 William Stallings, Computer Organization and Architecture, 10/e, Prentice Hall, 2016

*Source: T. M. Conte, E. P. DeBenedictis, P. A. Gargini, and E. Track, "Rebooting Computing: The Road Ahead," Computer, vol. 50, no. 1, pp. 20-29, Jan. 2017. http://kadamii.lu.edu.fr/en/buzluca/ http://kadamii.lu.edu.fr/en/buzluca/ http://kadamii.lu.edu.fr/en/buzluca/ 2013 - 2022 Feza BUZLUCA 1.31



2013 - 2022 Feza BUZLUCA

1.32

Increase in clock rate of microprocessors: 10,000 Intel Skylake Core 4200 MHz in 2017 Intel Pentium4 Xeor 3200 MHz in 2003 111 2%/yea 1000 MHz in Digital Alpha 21164A 500 MHz in 1996 Power Wall (MHz) Digital Alpha 210 150 MHz in 199 40%/vea rate 100 Clock MIPS M200 25 MHz in 4 SPARC 10 16.7 MHz in 1986 Digital VAX-11/780 5 MHz in 1978 15%/year 2013 - 2022 Feza BUZLUCA 1.33 http://akad

Computer Architecture

Computer Architecture

Limits to growth in processor performance:

End of Dennard scaling:

In 1974, Robert Dennard: "Power density is constant for a given area of silicon even as the number of transistors are increased by making them smaller" "Transistors with smaller dimensions run faster but use less power."

Dennard scaling ended around 2004 because current and voltage could not keep dropping (one of the reasons of the power wall).

Limits to parallelism:

Idea: multiple efficient processors or cores instead of a single inefficient

processor; data-level parallelism and thread-level parallelism However, it is not always possible to split a task into parts that can run in parallel. Besides, dependencies and communication overhead among subtasks can decrease the performance.

Slowing of Moore's Law:

Jn 1965, Gordon Moore: "The number of transistors per chip would double every year"; in 1975: "every two years".

That prediction lasted for about 50 years, but in the last few years, the rate of increase has been getting slower. Today, most visible with DRAM capacity. It is expected that the Moore's law will end by around 2025.

http	://ak	ademi.	itu.	.edu.tr/en/buzluca/	

2013 - 2022 Feza BUZLUCA 1.35

Computer Architecture

lemi.itu.edu.tr/en/buzluca

Performance balance between processor and main memory

In computer system design, it is critical to balance the performance of different components so that gain in performance in one element is not handicapped by a lag in another element.


Processor speed has increased more rapidly than the speed of the main memory (memory access time)


For example, the Intel Core i7 6700 can generate two data memory references per core each clock cycle. With four cores and a 4.2 GHz clock rate, it can generate:

- A peak of 33.6 billion (=2 x 4 cores x 4.2 GHz) 64-bit data memory references per second.
- A peak instruction demand of about 16.8 billion (=4 cores x 4.2 GHz) 128-bit instruction references.
- This is a total peak demand bandwidth of 33.6*64/8+16.8*128/8=537.6 GB/s = 501 GiB/s (GibiByte = $2^{30})!$
- In contrast, the peak bandwidth for DRAM main memory, using two memory channels, is only 6.3% of the demand bandwidth (2.133 GHz * 2 * 64 /8 = 34.1 GB/s).


A variety of techniques is used to compensate for this mismatch, including caches wider data paths between memory and processor ademi.itu.edu.tr/en/buzluca/


2013 - 2022 Feza BUZLUCA 1.36




















Computer Architecture

1.6	Binary	prefixes	(Ki,	Mi,	Gi,)	IEEE	1541-2002	Standard
Problem:	•		-			-			

In early days of the computer industry, it was common practice to use "kilo" as a prefix denoting multiplication by 1024 (= 2¹⁰), although the real meaning of the decimal prefix kilo in SI (The International System of Units) was 1000 (= 10³). Initially, this created no problem because there is not much difference between 1000 and 1024, and within the community of persons who used computers, everybody understood what was meant.

As the capacity of memories and disks has grown larger, industry has also used the prefixes **Mega** to denote 2²⁰ and **Giga** to denote 2³⁰.

However, their meanings in SI are different; Mega: $10^{\rm 6}$, Giga: $10^{\rm 9}$

The disparity between binary and decimal multiples is larger with the larger prefixes.

For example, how many bytes can a terabyte (1 TB) of storage hold - 1012 bytes or 240 bytes? The difference is roughly 10%.

In most other contexts, the industry uses the prefixes kilo, mega, giga, etc., in a manner consistent with their meanings in SI, namely as powers of 10. For example, a 500 GB hard disk holds 500,000,000,000 bytes, and a 1 Gbit/s (gigabit per second) Ethernet connection transfers data at nominal speed of 1,000,000,000 bit/s.

http://akademi.itu.edu.tr/en/buzluca/

2013 - 2022 Feza BUZLUCA 1.45

Solution (Binary Prefixes): The use of the same unit prefixes with different meanings has caused confusion. Starting around 1998, the International Electrotechnical Commission (IEC) and several other standards organizations published standards and recommendations to remove the ambiguity.

Computer Architecture

From the SI Brochure of The International System of Units (SI): "The SI prefixes refer strictly to powers of 10. They should not be used to indicate powers of 2 (for example, one kilobit represents 1000 bits and not 1024 bits)." "The remark and ormhold for prefixed to be used with powers of 2 and

"The names and symbols for prefixes to be used with powers of 2 are recommended as follows:"

kibi (kilobinary) Ki: 2 ¹⁰ mebi (megabinary) Mi: 2 ²⁰ gibi (gigabinary) Gi: 2 ³⁰	tebi (terabinary) Ti: 2 ⁴⁰ pebi (petabinary) Pi: 2 ⁵⁰ exbi (exabinary) Ei: 2 ⁶⁰
Decimal SI prefixes:	
kilo k: 10³ mega M: 106	giga G: 10 ⁹ tera T: 10 ¹²
peta P: 10 ¹⁵ exa E: 10 ¹⁸	zetta Z: 10 ²¹ yotta Y: 10 ²⁴
http://akademi.itu.edu.tr/en/buzluca/	2013 - 2022 Feza BUZLUCA 1.46

Computer Architecture							
Solution (Binary Prefixes) (cont'd):							
In 1998, the IEC defined a set of binary prefixes to Prefix Symbol Value							
denote powers of 2, and then the IEEE adopted th binary prefixes in the standard 1541-2002.	iese	kibi-	Ki	1024 ¹ = 2 ¹⁰			
In 2005, 1541-2002 (IEEE Standard for Prefixes	for	mebi-	Mi	1024 ² = 2 ²⁰			
Binary Multiples) was published as a full-use stand		gibi-	Gi	1024 ³ = 2 ³⁰			
Using decimal and binary prefixes:		tebi-	Ti	1024 ⁴ = 2 ⁴⁰			
Working with powers of 10 is easier; therefore	, if the	pebi-	Pi	1024 ⁵ = 2 ⁵⁰			
quantities we are dealing are not exact powers	of 2,	exbi-	Ei	1024 ⁶ = 2 ⁶⁰			
decimal powers should be preferred. Zi 1024 ⁷ = 2 ⁷⁰							
Using binary prefixes makes sense when the quantity y_{0bi} , Y_{1} 1024 ⁸ = 2 ⁸⁰ we are dealing with is a power of 2.							
Decimal prefixes:	Binary p	refixes	::				
 File size (bytes) such as MB, GB Disks and drives size (bytes) Transfer speed (bits/second) Processor speed (hertz) RAM (bytes) such as MiB, GiB Cache (bytes) 							
In these lecture slides, all prefixes that refer to a memory capacity (RAM or cache) denote powers of 2! For example, 1 GB memory = 1 GiB memory = 2 ³⁰ Bytes							
http://akademi.itu.edu.tr/en/buzluca/		2013 - 20	22 Feza BUZ	ZLUCA 1.47			

Bina	ry and	Decimal prefixes: Sou	urce: h	ttps://ww	ww.electropedia.org/iev/iev.ns
0	Factor	Value	Prefix		
Binary prefixes:			Name	Symbol	1
	(2 ¹⁰) ¹	1 024	kibi	Ki	1
	(2 ¹⁰) ²	1 048 576	mebi	Mi	1
	(2 ¹⁰) ³	1 073 741 824	gibi	Gi	1
	(210)4	1 099 511 627 776	tebi	Ti	1
	(2 ¹⁰) ⁵	1 125 899 906 842 624	pebi	Pi]
	(210)6	1 152 921 504 606 846 976	exbi	Ei]
	(2 ¹⁰) ⁷	1 180 591 620 717 411 303 424	zebi	Zi	
	(210)8	1 208 925 819 614 629 174 706 176	yobi	Yi	
Decimal	Factor	Value	Prefix]
prefixes:			Name	Symbol	1
	(10 ³) ¹	1 000	kilo	k	1
	(10 ³) ²	1 000 000	mega	М	1
	(10 ³) ³	1 000 000 000	giga	G]
	(10 ³) ⁴	1 000 000 000 000	tera	Т	1
	(10 ³) ⁵	1 000 000 000 000 000	peta	Р]
	(10 ³) ⁶	1 000 000 000 000 000 000	exa	E	
	(10 ³) ⁷	1 000 000 000 000 000 000 000	zetta	Z	1
	(10 ³) ⁸	1 000 000 000 000 000 000 000 000 000	votta	Yi	