## Computer Architecture

## Appendix A: MC 68000

The 68 K will be used to illustrate some topics discussed in class.

- 16-bit data bus (can operate in 8-bit mode when necessary)
- 16/32-bit microprocessor Internally 32-bit data paths and instructions, but interfaces with external components using a 16-bit data bus, so, a programmer considers it 32-bit chip while a system designer considers it a 16-bit chip)
- 16 32-bit registers (eight data and eight address registers)
- 24-bit address bus: These 24 lines can therefore address 16 MB of physical memory with byte resolution
- Operations can be performed on 5 different data types:
- Bit, byte, 16-bits (word), 32 bits (long word), BCD
- Memory-mapped input/output (I/O)
- 14 addressing modes
- Two modes of operation: Supervisor vs. User
- Some instructions cannot be executed in user mode
- Access to memory can be restricted by connecting the FCO (functions code output) pins to the memory address decoding circuitry.


## Computer Architecture

## Programmable Registers (User Programmer's Model)

## Data Registers:

- consist of 8 identical registers
- can be addressed as 8,16 , or 32 bits



## Computer Architecture

## Address Registers:

- $8+1$ registers (A0 to A7 and A7'). These are typically used as pointers.
- The address registers can only be used as 16 or 32 bits.
- The A7 register is also the stack pointer. It is duplicated for the user and supervisor states, i.e, A7 (User Stack Pointer -USP) and A7' (System Stack Pointer -SSP).


Since the address bus is 24 bits wide, only the first 24 bits of the data in an address register is used.

When the low-order word (16 bits) in an address register is used, these bits are sign-extended to 24 bits before being placed on the address bus
www.akademi.itu.edu.tr/buzluca
www.buzluca.info

## Computer Architecture

Status Register:

- 16 bits
- Consists of two parts: System and user (CCR Condition Code Register)

- Condition codes: Overflow (V), Zero (Z), Negative (N), Carry (C), Extend (X).
- Interrupt mask ( $I_{0} I_{1} I_{2}$ )
- Additional status bits indicating that the processor is in Trace ( $T$ ) mode and/or in the Supervisor (S) state
- Bits 5, 6, 7, 11, 12, 14 are undefined and reserved for future expansion.


## Program Counter (PC):

- 32 bits
- Can also be used as an address register



## Computer Architecture

## Data Organization in Memory

High-order parts of data are placed in memory starting from lower addresses..


- Bytes are individually addressable.
- The high-order byte of a word has the same address as the word.
- The low-order byte has an odd address, one count higher.
- Instructions and multibyte data are accessed only on word (even byte) boundaries.
- Each word ( 16 bits) or long word ( 32 bits) must start at even address.
- If a long-word operand is located at address $n$ ( $n$ even), then the second word of that operand is located at address $n+2$.
www.akademi.itu.edu.tr/buzluca
www.buzluca.info


## Computer Architecture

## Addressing Modes

The 68000 supports 14 different addressing modes derived from six basic types:

1. Register Direct
2. Immediate
3. Absolute
4. Register Indirect
5. Program Counter Relative
6. Implied

1a. Data Register Direct
The operand is in a data register (whose name is given directly).

$$
\text { MOVE.W } \quad D_{n}, D_{m} \quad D_{n} \rightarrow D_{m}
$$

B: Byte, W: Word, L: Long

## 1b. Address Register Direct

The operand is in an address register (whose name is given directly).
If the destination is an address register, the instruction ends with an "A."
MOVEA.W D1, A5 $\quad D_{1} \rightarrow A_{5}$ (Source data register, dest. addr. register)
The data may only be W : Word or L: Long.

## Computer Architecture

## 2a. Immediate

The actual data to be used as the operand is included in the instruction itself. MOVE.L \#\$4A7F0000, D0 ; move the immediate data \$4A7F0000 to D0

## 2b. Quick Immediate

Can only be used with some instructions.
The source operand must use immediate mode, and only with an 8-bit signed integer constant ( $-128, \ldots, 127$ ). The destination must be a $D$ register.
The instruction takes up less space (2 bytes, not 6) and works faster.
For example, it is used for the MOVE instruction on 8-bit data.

$$
\text { MOVEQ \#5, D0 } \quad ; 32 \text { bits of D0 are affected by this instruction }
$$

3a. Absolute Short
The instruction provides the 16-bit address of the operand in memory. The 16 -bit address is sign-extended to 24 bits.

MOVE.B DO, (\$58AA) ; written to address \$0058AA
MOVE.B D0, (\$B51A) ; written to address \$FFB51A

## 3b. Absolute Long

Used when the address size is more than 16 bits.
The instruction provides the 24-bit address of the operand in memory. MOVE.W (\$45C720),D7 ; 16 bits starting at location \$45C720 written to D7

## Computer Architecture

## 4. Register Indirect

## 4a. Address Register Indirect

An address register contains the address of the source or destination operand.


Example:
Before the execution of the instruction

| Registers |  |  |
| :--- | :--- | :--- |
| D0 | 4350 | A7C8 |
| A0 | 0000 | 1000 |

Content of DO written to the address A0 points to

After the instruction has been run, the state of memory:

MOVE.B DO, (AO)


MOVE.W DO, (AO)
The content of AO does not change.
High-order parts of data are placed in memory starting from lower addresses.

MOVE.L DO, (A0)

| Memory |  |
| :--- | :--- |
| 00100 | XX XX |
| 00102 | XX XX |
| 00104 | XX XX |

## Computer Architecture

4b. Address Register Indirect with Predecrement
Decremented by 1,2 , or 4 , based on the

$A_{n}-(1,2,4) \rightarrow A_{n}$
B W L

## Example:

MOVE.W D0 , - (A0) ; First, A0 is decremented by 2, then the ; content of DO is written to where A0 points to.

A0: 00001002, D0: 3725A100
After the instruction has been run, the state of memory:
001000: A1
001001: 00
After the instruction has been run, $\mathrm{A} 0=00001000$.
The predecrement mode can be used for array operations.
It can also be used for writing to the top of a stack (PUSH).

## Computer Architecture

4c. Address Register Indirect with Postincrement


Incremented by 1, 2, or 4, based on the
$A_{n}+(1,2,4) \rightarrow A_{n}$
B W L
Example:
MOVE.W (A0)+ , D0 ; First, the 16-bit data A0 points to is written to D0, ; then, A0 is incremented by 2.

A0: 00001000, D0: XXXXXXXX
Memory:
001000: A1
001001: 00
After the instruction has run, $\mathrm{A} 0=00001002, \mathrm{D} 0:$ XXXXA100.
Can be used for reading from the top of a stack (PULL).
Predecrement and postincrement modes are used for stack and queue operations. The 68000 does not provide special stack instructions.


[^0]




```
Computer Architecture
Quick Instruction Format:
                                    - 8-bit immediate data used.
```



```
                                    - Source is a data register.
- 32 bits of the register are
affected by this instruction.
- Takes up less space than normal immediate addressing.
Example:
MOVEQ \#-5, D2
```



The normal MOVE instruction that performs the same operation takes up 3 words (48 bits) of space.

MOVE.L \#-5, D2

| 0010010000111100 |
| :---: |
| 11111111111111111 |
| 1111111111111011 |

ADDQ operates on 3-bit immediate data.
www.akademi.itu.edu.tr/buzluca
www.buzluca.info


| Computer Architecture |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| LEA Load effective address |  |  |  |  |
| Operation: $\quad[\mathrm{An}] \leftarrow$ <ea> |  |  |  |  |
| Used to copy the address of a variable into an address register. |  |  |  |  |
| All 32 bits of the address register are affected by this instruction. |  |  |  |  |
| Sample syntax | LEA | e,A0 | ; register A0 will point to the <br> ; beginning of Table <br> ; calculates effective address of <br> ; Table w.r.t. to PC, deposits it in AO. <br> ; calculates A0+DO.L sign-extended <br> ; to 32 bits minus 6, deposits it in A6. |  |
|  | LEA | be,PC),A0 |  |  |
|  | LEA | A0,D0.L),A6 |  |  |
|  | LEA (Table,PC,D0),A6 |  |  |  |
| Example: |  |  |  |  |
|  |  | ARRAY, A0 | dress to A0 |  |
|  | MOV | (A0)+, D1 | element of array to D |  |
| ARRAY |  | 100 | orage (directive) |  |
| www.akademi.itu.edu.tr/buzluca www.buzluca.info |  |  | © 2005-2022 Feza BUZLUCA | A. 19 |


| Computer Architecture |  |  |  |
| :---: | :---: | :---: | :---: |
| Flow Control Instructions: |  |  |  |
| Bcc Branch on condition cc |  |  |  |
| CC specifies the condition. |  |  |  |
| If cc = 1 THEN [PC] $\leftarrow$ [PC] + d |  |  |  |
| d: 8- or 16-bit signed offset. |  |  |  |
| Reminder: When the instruction is being run, PC points to the instruction after Bcc. |  |  |  |
| Syntax: Bcc <label> |  |  |  |
| Relative size can be specified if needed: BEQ.B (EQual) or BNE.W (Not Equal) |  |  |  |
| If the size is not specified, the compiler computes the relative address of an appropriate size based on the distance of the label. |  |  |  |
| Conditions (cc): |  |  |  |
| BCC | branch on carry clear | branch if $\mathrm{C}=0$ |  |
| BEQ | branch on equal | branch if $Z=1$ |  |
| BGT | branch on greater than | branch if $(\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})$ ) $=0$ |  |
| BHI | branch on higher than | branch if $(C+Z)=0$ |  |
| BGE | branch on greater than or equal | branch if $(\mathrm{N} \oplus \mathrm{V})=0$ |  |
| BLT | branch on less than | branch if $(\mathrm{N} \oplus \mathrm{V})=1$ |  |
| BLS | branch on lower than or same | branch if $(C+Z)=1$ |  |
| wuw. | demi.itu.edu.tr/buzluca uca.info | © 2005-2022 Feza BUZLUCA | A. 20 |


| Computer Architecture |
| :--- | :--- |
| Setting of Flags: |
| Overflow: |



| Computer Architecture |  |  |  |
| :---: | :---: | :---: | :---: |
| Example: Comparing Two Arrays (Are all elements equal?) |  |  |  |
| The first array starts at address ARRAY1, the second starts at address ARRAY2. The arrays have 508 -bit elements. <br> The contents of the arrays have been filled in before the program starts. |  |  |  |
|  |  |  |  |
| LEALEAMOVE.WSUBQ.W | ARRAY1, A0 | ; Start addresses of the arrays of |  |
|  | ARRAY2, A1 | ; A0 points to ARRAY1, A1 points to ARRAY2 |  |
|  | SIZE, DO | ; Size of arrays |  |
|  | \#1, D0 | ; Decrement DO by 1 for use in DBNE later $k^{\prime}$ |  |
| LOOP CMPM.B | (A0)+, (A1)+ | ; Array elements compared as pair of bytes |  |
| DBNE | D0, LOOP | ; Test, decrement D0, and loop until not equa |  |
| TST.W | D0 | ; Why did loop exit? (D0?), sets N \&Z based | D D0 |
| BMI | EQUAL | ; Branch if neg. (If $\mathrm{D} 0=-1$ on exit, all elmts. | qual) |
| DIFFERENT ....... |  |  |  |
| EQUAL ....... |  |  |  |
| ARRAY1 DS.B | 50 | ; Allocate memory for elements of 1st array: 50B |  |
| ARRAY2 DS.B | 50 | ; Allocate memory for elements of 2nd array: 50B |  |
| SIZE DC.W | 50 | ; Define constant in memory of length one word <br> ; 50 elements in each array |  |
| www.akademi.itu.edu.trrbuzluca www.buzluca.info |  | © 2005-2022 Feza BUZLUCA | A. 23 |


[^0]:    Computer Architecture
    5a. Program Counter Relative with Offset
    Fixed (absolute) addresses are not used.
    The address of data is determined relative to the address of the instruction being run.
    The program can still run placed in different addresses.
    

    Example:
    MOVE.B 50(PC) , D5 ; 50 acts as an index, PC is the Program Counter
    5b. Program Counter Relative with Index and Offset
    Example:
    MOVE.W $-2(P C, D 5 . W), 4(A 5)$
    PC: Base
    D5: Index
    -2 : Offset

    ## 6. Implied Register

    These instructions require no operands, although they may store or retrieve data from the stacks.
    

    Examples: RTS, TRAPV, NOP
    www.akademi.itu.edu.tr/buzluca
    www.buzluca info

