Advanced Digital Circuit Design - Asyncronous Sequential Digital Circuit Design

Assoc. Prof. Dr. Berna Örs Yalçın

Istanbul Technical University
Faculty of Electrical and Electronics Engineering
Department of Electronics and Communication
Engineering
siddika.ors@itu.edu.tr

Asynch. vs. Synch.

- Asynchronous circuits don't use clock pulses
 - · state transitions by changes in inputs.
- Storage Elements:
 - · Clockless storage elements or
 - · Delay elements.
- In many cases, as combinational feedback.
 - → Normally much harder to design.


Asynchronous Sequential Circuit

- In a gate-type circuit, the propagation delay that exists in the combinational circuit path from input to output provides sufficient delay along the feedback loop so that no specific delay elements are actually inserted in the feedback path
- difficult to design: Timing problems involved in the feedback path
- must attain a stable state before the input is changed to a new value

Asynchronous Sequential Circuit

- Because of delays in the wires and the gates, it is impossible to have two or more input variables change at exactly the same instant of time without an uncertainty as to which one changes first.
- Therefore, simultaneous changes of two or more variables are usually prohibited.
- This restrictions means that only one input variable can change at any one time and the time between two input changes must be longer than the time it takes the circuit to reach a stable state.

Asynch. Sequential Circuit




Asynch. Sequential Circuit

- $y_i = Y_i$ in steady state (but may be different during transition)
- Simultaneous change in two (or more) inputs is prohibited.
 - The time between two changes must be less than the time of stability.

Advantages and Disadvantages

- Advantages:
 - Low power
 - High performance
 - No need for clock
- Disadvantages:
 - Complexity of design process.



- 1. Find feedback loops and name feedback variables appropriately.
- 2. Find boolean expressions of Y_i 's in terms of y_i 's and inputs.

$$Y_1 = x.y_1 + x'.y_2$$

 $Y_2 = x.y_1' + x'.y_2$

3. Draw a map:


· rows: yi's

· columns: inputs

· entries: Y's

y ₁ y ₂	0 X	1
00	0	0
01	1	0
11	1	1
10	0	1

$$Y_1 = x.y_1 + x'.y_2$$




$$Y_2 = x.y_1' + x'.y_2$$

$$y_1 \ y_2 = 0 \qquad 1$$
 $00 \qquad 00 \qquad 01$
 $01 \qquad 11 \qquad 01$
 $11 \qquad 10 \qquad 00 \qquad 10$

(Transition Table)Y₁ Y₂

4. To have a stable state, Y must be = y (circled)


(Transition Table) Y₁ Y₂



- \rightarrow At $y_1y_2x = 000$, if x: $0 \rightarrow 1$
 - \rightarrow then Y_1Y_2 : 00 \rightarrow 01
 - \rightarrow then $y_1y_2 = 01$ (2nd row): stable.

In general, if an input takes the circuit to an unstable state, y_i's change until a stable state is found.

- General state of circuit:
 - \rightarrow y_1y_2x :
 - There are 4 stable states:
 - > 000, 011, 110, 101
 - and 4 unstable states.




State Table

- As synchronous:

present	next state			
state	X = 0 $X = 1$			
00	00 01			
01	11 01			
11	00 10			
10	11 10			


Flow Table

- As Transition Table (but with symbolic states):



Flow Table: Example 2


- Two states, two inputs, one output.



- Each row has more than one stable state.
- If $x_1 = 0$, state is a.
- If $x_1x_2 = 00 \rightarrow x_1x_2 = 10$, then state becomes b.
- For $x_1x_2 = 11$, state is either a or b.
 - If previously in $x_1x_2 = 01$, keeps state a,
 - If previously in $x_1x_2 = 10$, keeps state b.
 - Reminder: cannot go from 00 to 11.

Circuit Design


- From flow table to circuit:
 - Assign a unique binary value to each state,



Map for output $z = (x_1x_2y)$

Map for output Y $(=x_1x_2'+x_1y)$

Circuit Diagram



Race Condition


- If two (or more) state variables change in response to a change in an input, there is a race condition.
 - E.g. from 00 to 11, due to delays $00 \to 01 \to 11$ OR $00 \to 10 \to 11$.

Critical Race:

If final steady state depends on the order of changes in state vars.

Race: Examples


· Noncritical Cases:



$$00 \rightarrow 11$$

$$00 \rightarrow 01 \rightarrow 11$$

$$00 \rightarrow 10 \rightarrow 11$$




$$00 \rightarrow 01$$

$$00 \rightarrow 11 \rightarrow 01$$

$$00 \rightarrow 10 \rightarrow 11 \rightarrow 01$$

Race: Examples


· Critical Cases:



$$00 \rightarrow 11$$

$$00 \rightarrow 01 \rightarrow 11$$

$$00 \rightarrow 10$$




$$00 \Rightarrow 11$$

$$00 \Rightarrow 01$$


$$00 \Rightarrow 10$$

Instability



No-Race State Assignment


- Must assign binary values to states such that:
 - one change in an input may not cause two changes in state variables.
 - (because due to delays, one of the variable change sooner and may stay in an unwanted stable state).
 - From a, if $x_1x_2 = 10 \rightarrow 11$, must go to c and stay there.
 - But by the following assignment, it may go to b and stay there.




- a and b must be different in one bit,
- a and c must be different in one bit.

No-Race State Assignment


- Impossible → add one more row.




- d is an intermediate (unstable) state.
- means any value can be assigned (Except d=10).




Example 2





- If there were no diagonal transition, it would be possible
- ➤ Impossible → add some more rows.


Example 2




	00	01	11	10
У ₃ 0	а	b	С	g
1	е	d	i	0

 $y_1 y_2$

- b is adjacent to a, c, d
- c → a through g
- a → d through e
- \rightarrow d \rightarrow c through f




Two Phase Signalling Protocol




The only thing that is important is that there is an event on the signal, that it changes value, not what it changes value to.


Two versus Four Phase Signalling



Toggle Circuit




Toggle Circuit Flow Table



State	Next (in)		Out
State	0	1	(a,b)
Α	A	В	00
В	С	B	10
С	0	D	00
D	Α	(D)	01

Karnaugh Map of the State Variables

State	Code	Next (in)		Out
Ciaio		0	1	(a,b)
Α	00	A	В	00
В	01	С	lacksquare	10
С	11	0	D	00
D	10	Α	(D)	01



29