Advanced Digital Circuit Design - Synchronous Sequential Logic

Prof. Dr. Berna Örs Yalçın

Istanbul Technical University Faculty of Electrical and Electronics Engineering Department of Electronics and Communication Engineering siddika.ors@itu.edu.tr

Sequential Logic

- Digital circuits we have learned, so far, have been combinational
 - no memory,
 - outputs are entirely defined by the "current" inputs
- However, many digital systems encountered everyday life are sequential (i.e. they have memory)
 - the memory elements remember past inputs
 - outputs of sequential circuits are not only dependent on the current input but also the state of the memory elements.

Sequential Circuits Model



current state is a function of past inputs and initial state

Classification 1/2

- Two types of sequential circuits
- 1. Synchronous
 - Signals affect the memory elements at discrete instants of time.
 - Discrete instants of time requires synchronization.
 - Synchronization is usually achieved through the use of a common <u>clock</u>.
 - A "clock generator" is a device that generates a <u>periodic train of pulses</u>.



Classification 2/2

1. Synchronous

- The state of the memory elements are updated with the arrival of each pulse
- This type of logical circuit is also known as <u>clocked</u> <u>sequential</u> circuits.

2. Asynchronous

- No clock
- behavior of an asynchronous sequential circuits depends upon the input signals at any instant of time and the order in which the inputs change.
- Memory elements in asynchronous circuits are regarded as time-delay elements

Clocked Sequential Circuits

 Memory elements are flip-flops which are logic devices capable of storing one bit of information each.



Clocked Sequential Circuits

- The outputs of a clocked sequential circuit can come from the combinational circuit, from the outputs of the flip-flops or both.
- The state of the flip-flops can change only during a clock pulse transition
 - i.e. low-to-high and high-to-low
 - clock edge
- When the clock maintains its value, the flip-flop output does not change
- The transition from one state to the next occurs at the clock edge.

Latches

- The most basic types of memory elements are not flip-flops, but latches.
- A latch is a memory device that can maintain a binary state indefinitely.
- Latches are, in fact, asynchronous devices and they usually do not require a clock to operate.
- Therefore, they are not directly used in clocked synchronous sequential circuits.
- They are rather used to construct flip-flops.

SR-Latch

Undefined

made of cross-coupled NOR (or NAND) gates



S	R	Q_1	Q ₂
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0



9

VHDL Entity of SR Latch and Testbench

library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity SR_Latch_NOR is Port (S : in STD_LOGIC; R : in STD_LOGIC; Q1 : inout STD_LOGIC; Q2 : inout STD_LOGIC); end SR_Latch_NOR; architecture Behavioral of SR_Latch_NOR is begin

Q1 <= not (R or Q2); Q2 <= not (S or Q1); end Behavioral;



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_NOR_tb is
end SR Latch NOR tb;
architecture Behavioral of SR_Latch_NOR_tb is
  component SR_Latch_NOR is
    Port ( S : in STD_LOGIC;
        R: in STD LOGIC;
        Q1: inout STD LOGIC;
        Q2: inout STD LOGIC);
  end component;
  signal S, R, Q1, Q2 : STD LOGIC;
begin
  DUT: SR_Latch_NOR Port map(S,R,Q1,Q2);
  process begin
    R<='0'; S<='0'; wait for 5 ns;
    R<='0'; S<='1';
                      wait for 5 ns:
    R<='0': S<='0': wait for 5 ns:
    R<='1': S<='0':
                      wait for 5 ns;
    R<='0': S<='0': wait for 5 ns:
    R<='1': S<='1':
                     wait:
  end process;
end Behavioral:
```

Simulation Waveform



Undefined State of SR-Latch

- S = R = 1 may result in an undefined state
 - the next state is unpredictable when both S and R goes to 0 at the same time.
 - It may oscillate
 - Or the outcome state depend on which of S and R goes to 0 first.



It oscillates

SR-Latches with NAND Gates



VHDL Entity of SR Latch with NAND and Testbench

library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity SR_Latch_NAND is Port (S : in STD_LOGIC; R : in STD_LOGIC; Q1 : inout STD_LOGIC; Q2 : inout STD_LOGIC); end SR_Latch_NAND; architecture Behavioral of SR_Latch_NAND is begin Q1 <= not (S and Q2); Q2 <= not (R and Q1);</pre>

end Behavioral;



library IEEE; use IEEE.STD LOGIC 1164.ALL; entity SR_Latch_NAND_tb is end SR_Latch_NAND_tb; architecture Behavioral of SR_Latch_NAND_tb is component SR_Latch_NAND Port (S: in STD_LOGIC; R: in STD_LOGIC; Q1: inout STD_LOGIC; Q2 : inout STD_LOGIC); end component; signal S, R, Q1, Q2 : STD_LOGIC; begin DUT : SR_Latch_NAND Port map(S,R,Q1,Q2); tb: process begin wait for 10 ns; R <= '0'; S <= '0'; wait for 10 ns; R <= '0'; S <= '1'; wait for 10 ns; R <= '0'; S <= '0'; wait for 10 ns; R <= '0'; S <= '0'; wait for 10 ns; R <= '1'; S <= '0'; wait for 10 ns; R <= '0'; S <= '0'; R <= '1': S <= '1': wait for 10 ns: 14 end process; end Behavioral:

Simulation Waveform



SR-Latch with Control Input

 Control inputs allow the changes at S and R to change the state of the latch.



16

VHDL Entity of SR Latch and Testbench

library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity SR_Latch_NAND is Port(S: in STD_LOGIC; R: in STD LOGIC; Q1: inout STD_LOGIC; Q2: inout STD_LOGIC); end SR_Latch_NAND; architecture Behavioral of SR_Latch_NAND is begin Q1 <= not (S and Q2); Q2 <= not (R and Q1); end Behavioral; Ð 17

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_with_Control is
  Port(S: in STD_LOGIC;
     R: in STD LOGIC;
     C: in STD LOGIC;
     Q1: inout STD_LOGIC;
     Q2: inout STD LOGIC);
end SR_Latch_with_Control;
architecture Behavioral of SR Latch with Control is
  component SR_Latch_NAND is
    Port(S : in STD_LOGIC;
       R: in STD LOGIC;
       Q1: inout STD_LOGIC;
       Q2: inout STD LOGIC);
  end component;
  signal S_tmp,R_tmp : STD_LOGIC;
begin
  S_tmp <= not (S and C);
  R_tmp <= not (R and C);
  SR Latch: SR_Latch_NAND port
map(R_tmp,S_tmp,Q1,Q2);
end Behavioral:
```

Simulation Waveform

Untitle	ed 3												_ 🗆 🖓 🗡
⇒ ∎			0.005 ns										^
9	Name	Value	_	1									
=			0 ns	20 ns	40 ns	60 ns	80 ns	100 ns	120 ns	140 ns	160 ns	180 ns	200 ns
4	U S	x											
<	1/2 R	х											
٩	11 <u>6</u> C	x											
-	U Q1	х											
	₩ Q2	х											
12													
±r													
4													
E.													
10													
-													
ટ્રા													
													~
		< >	<										>

D-Latch

- SR latches are seldom used in practice because the indeterminate state may cause instability
- <u>Remedy</u>: D-latches



This circuit guarantees that the inputs to the SR-latch is always complement of each other when C = 1.

VHDL Entity of D Latch



Q1

Q2

Simulation Waveform

Untitle	ed 3			 			 										×
<u></u>			0.005 ns														
	Name	Value	0 ns	 20 ns	L	40 ns	60 ns		80 ns	1	100 ns	;	120 ns	140 ns	160 ns	180 ns	200 ns
Q+	145 D	X															
Q K	11 C	x	L					_		_							
9	0a Q1 ₩ O2	x						_		_							
⇒ [
₽																	
⇒r																	
-																	
Ē.																	
-																	
21																	
		< >	<														د

D-Latch



We say that the D input is sampled when C = 1



D-Latch as a Storage Unit

- D-latches can be used as temporary storage
- The input of D-latch is transferred to the Q output when C = 1
- When C = 0 the binary information is retained.
- We call latches <u>level-sensitive</u> devices.
 - So long as C remains at logic-1 level, any change in data input will change the state and the output of the latch.
 - Level sensitive latches may suffer from a serious problem.
- Memory devices that are sensitive to the rising or falling edge of control input is called flipflops.

Need for Flip-Flops 1/2

Outputs may keep changing so long as C = 1



Need for Flip-Flops 2/2

- Another issue (related to the first one)
 - The states of the memory elements to change synchronously
 - memory elements should respond to the changes in input at certain points in time.
 - This is the very characteristics of synchronous circuits.
 - To this end, we use flip-flops that change states during a signal transition of control input (clock)



Edge-Triggered D Flip-Flop An edge-triggered D flip-flop can be constructed using two D latches



VHDL Module of Negative Edge Triggered D FF

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity D_FF_Neg_Edge is
  Port(D : in STD_LOGIC;
     clk: in STD LOGIC;
     Q1: inout STD_LOGIC;
     Q2 : inout STD_LOGIC);
end D_FF_Neg_Edge;
architecture Behavioral of D_FF_Neg_Edge is
  component D Latch is
  Port(D : in STD_LOGIC;
     C: in STD LOGIC;
                                                          RTL INV
     Q1: inout STD_LOGIC;
     Q2: inout STD LOGIC);
  end component;
                                                          Ð
  signal Y, not_Y,not_clk : STD_LOGIC;
begin
                                          D
                                                            D Latch
  not_clk <= not clk;
  Master: D_Latch Port map(D,clk,Y,not_Y);
  Slave: D_Latch Port map(Y,not_clk,Q1,Q2);
end Behavioral:
```

Ð

D Latch

Testbench for Negative Edge Triggered D FF

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity D_FF_Neg_Edge_tb is
end D_FF_Neg_Edge_tb;
architecture Behavioral of D_FF_Neg_Edge_tb is
  component D_FF_Neg_Edge is
  Port(D: in STD LOGIC;
     clk: in STD LOGIC;
     Q1: inout STD_LOGIC;
     Q2: inout STD LOGIC);
  end component;
  signal D,clk,Q1,Q2 : STD_LOGIC := '0';
begin
  DUT: D_FF_Neg_Edge Port map (D,clk,Q1,Q2);
  process begin
    wait for 5 ns:
                   clk <= not clk:
  end process;
  process
            begin
    wait for 10 ns; D<='0';
                               wait for 10 ns; D<='1';
    wait for 10 ns: D<='1':
                              wait for 10 ns: D<='1':
    wait for 10 ns; D<='0';
                              wait for 10 ns: D<='1':
    wait for 10 ns; D<='0';
                               wait for 10 ns: D<='1':
  end process;
end Behavioral:
```

Simulation Waveform

Untitled 3	
→ Name Value	0.005 ns 0 ns 20 ns 40 ns 60 ns 80 ns 100 ns 120 ns 140 ns 160 ns 180 ns 200 n

Positive Edge-Triggered D Flip-Flop



VHDL Entity of Positive Edge Triggered D FF and Testbench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D_FF_Pos_Edge is
Port ( D : in STD_LOGIC;
Clk : in STD_LOGIC;
Q1 : inout STD_LOGIC;
Q2 : inout STD_LOGIC);
end D_FF_Pos_Edge;
```

```
architecture Behavioral of D_FF_Pos_Edge is
component D_latch
Port ( D : in STD_LOGIC;
C : in STD_LOGIC;
Q1 : inout STD_LOGIC;
Q2 : inout STD_LOGIC);
end component;
signal Y,Clk_signal,Q2_signal : STD_LOGIC;
begin
Master : D_latch Port map(D,Clk_signal,Y,Q2_signal);
Slave : D_latch Port map(Y,Clk,Q1,Q2);
Clk_signal <= not Clk;
end Behavioral;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D_FF_Pos_Edge_tb is
end D_FF_Pos_Edge_tb;
architecture Behavioral of D_FF_Pos_Edge_tb is
 component D_FF_Pos_Edge
  Port ( D : in STD_LOGIC;
      Clk: in STD_LOGIC;
      Q1 : inout STD_LOGIC;
      Q2 : inout STD LOGIC);
 end component;
 signal D,Clk,Q1,Q2 : STD_LOGIC;
begin
 DUT : D_FF_Pos_Edge Port map(D,Clk,Q1,Q2);
 process begin
  wait for 10 ns; Clk <= '0';
  for i in 1 to 1000 loop
   wait for 20 ns: Clk <= not Clk:
  end loop;
  wait:
 end process;
 process begin
  wait for 30 ns: D <= '0':
  wait for 30 ns: D <= '1':
  wait for 30 ns; D <= '0';
  wait for 30 ns: D <= '1':
  wait:
                                             31
 end process;
end Behavioral:
```

Simulation Waveform



Symbols for D Flip-Flops



Setup & Hold Times 1/2

- Timing parameters are associated with the operation of flip-flops
- Recall Q gets the value of D in clock transition



Setup & Hold Times 2/2

• Setup time, t_s

- The change in the input D must be made before the clock transition.
- Input D must maintain this new value for a certain minimum amount time.
- If a change occurs at D less than t_s second before the clock transition, then the output may not acquire this new value.
- It may even demonstrate unstable behavior.

Hold time, t_h,

- Similarly the value at D must be maintained for a minimum amount of time (i.e. $t_{\rm h})$ after the clock transition.

Propagation Time

- Even if setup and hold times are achieved, it takes some time the circuit to propagate the input value to the output.
- This is because of the fact that flip-flops are made of logic gates that have certain propagation times.
D Flip-Flop



Positive edge-triggered D Flip-Flop

Characteristic equation

- Q(++1) = D



Characteristic Table

Other Flip-Flops

- D flip-flop is the most common
 - since it requires the fewest number of gates to construct.
- Two other widely used flip-flops
 - JK flip-flops
 - Tflip-flops

JK Flip-Flop

т	J	Κ	Q(†+1)	Next State
J	~0	0	Q(†)	No change
►C	0	1	0	Reset
K	O1	0	1	Set
	1	1	Q'(†)	Complement
	J	К	У	Next State
haracteri	stic Equation ⁰	0	у	No change
Q(†+1) = J	$IQ'(t) + K'Q(t)^{0}$	1	0	Reset
y = .Ty' + 1	r_{\prime}	0	1	Set
, - - ,	` /	1	y'	Complement

С

Characteristic Table

T (Toggle) Flip-Flop

	T Q(†+1)	next state
	0 Q(†)	no change
Т	Q 1 Q'(†)	Complement
►C	ТУ	next state
	o 0 y	no change
· · · · · · · · · · · · · · · · · · ·	1	Complement

Characteristic Equation

Characteristic Table

- $Q(t+1) = T \oplus Q(t) = TQ'(t) + T'Q(t)$
- $Y = T \oplus y = Ty' + T'y$



Asynchronous Inputs of Flip-Flops

- They are used to force the flip-flop to a particular state independent of clock
 - "Preset" (direct set) set FF state to 1
 - "Clear" (direct reset) set FF state to 0
- They are especially useful at startup.
 - In digital circuits when the power is turned on, the state of flip-flops are unknown.
 - Asynchronous inputs are used to bring all flip-flops to a known "starting" state prior to clock operation.

Asynchronous Inputs



Design Process

- 1. Verbal description of desired operation
- 2. Draw the state diagram
- 3. Reduce the number of states if necessary and possible: s = number of states
- 4. Determine the number of flip-flops: $n = \lceil \log_2 s \rceil$ 5. State assignment: $\underbrace{00...0}_{n-bits}, \underbrace{00...1}_{n-bits}, \underbrace{00...10}_{n-bits}, \ldots$
- 6. Obtaine the encoded state table
- 7. Choose the type of the flip-flops
- 8. Derive the simplified flip-flop input equations
- 9. Derive the simplified output equations
- 10. Draw the logic diagram

Example: Design of a Synchronous Sequential Circuit

- Verbal description
 - 1st Step: we want a circuit that detects three or more consecutive 1's in a string of bits.
 - <u>Input</u>: string of bits of any length
 - <u>Output</u>:
 - "1" if the circuit detects such a pattern in the string
 - "O" otherwise



Synthesis with D Flip-Flops 1/5

- 3rd Step: State reduction
- 4th Step: Number of flip-flops
 - 4 states
 - ? flip-flop
- 5th Step: State assignment



Synthesis with D Flip-Flops 2/5 6th Step: Obtain the state table

Present State		Input	Next State		Output
y 1	y 2	×	У ₁	У ₂	Z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

Synthesis with D Flip-Flops 3/5

- 7th Step: Choose the type of the flip-flops
 - D type flip-flops
- 8th Step: : Derive the simplified flip-flop input equations
 - Boolean expressions for D_1 and D_2



¥2×				
′1 \	00	01	11	10
0	0	1	0	0
1	0	1	1	0
1	U	1	L	U

 $D_1 = y_1 x + y_2 x$

 $D_2 = y_1 x + y_2 x$

48

Synthesis with D Flip-Flops 4/5

- 9th Step: : Derive the simplified output equations
 - Boolean expressions for z



Synthesis with D Flip-Flops 5/5 10th Step: Draw the logic diagram $D_1 = y_1 x + y_2 x$ $D_2 = y_1 x + y_2' x$ $z = y_1 y_2$



Synthesis with JK Flip-Flops and MUXs

()()

- 6 shifting lights
- ••= lojik-1 •O= lojik-0

Number of states= 6

Number of state variables= 3 Number of flip-flops= 3

Number of Inputs= 0

Number of Outputs= 6

	State	e Diag	ram d	& Tal	ble	
000				У =	Jy' + K	Ϋ́Υ
	001			J	K	У
↑				0	0	у
	\sim	100		0	1	0
101 D_5	< D ₄	K D	₃)011	1	0	1
				1	1	Q'

Present State	Next State	Flip-flop inputs	Outputs
Y ₂ Y ₁ Y ₀	Y ₂ Y ₁ Y ₀	$\mathbf{J}_2 \ \mathbf{K}_2 \ \mathbf{J}_1 \ \mathbf{K}_1 \ \mathbf{J}_0 \ \mathbf{K}_0$	$z_5 z_4 z_3 z_2 z_1 z_0$
000	0 0 1	0 k 0 k 1 k	1 1 1 0 0 0
001	0 1 0	0 k 1 k k 1	0 1 1 1 0 0
010	0 1 1	0 k k 0 1 k	0 0 1 1 1 0
0 1 1	1 0 0	1 k k 1 k 1	0 0 0 1 1 1
1 0 0	1 0 1	k 0 0 k 1 k	0 0 1 1 1 0
1 0 1	000	k 1 0 k k 1	0 1 1 1 ₅ 0 0

Inplementation of Flip-Flop Input Equations

V ₁ V ₀					$\langle \rangle$	y 1 y 0				
Y2	00	01	11	10	У2	\backslash	00	01	11	10
0	0	0	0	1		0	k	k	k	k
1	k	k	k	k		1	0	1	k	k
V ₁ V ₀		J ₂ = y	y 1 y 0'			Y 1 Y 0		K ₂ :	= y o	
Y ₂	00	01	11	10	y 2		00	01	11	10
0	0	1	k	k		0	k	k	1	0
1	0	0	k	k		1	k	k	k	k
y ₁ y ₀		J ₁ = y	/2 ['] Y 0			Y 1 Y 0		K ₁ =	y 0	
¥2	00	01	11	10	y 2	\searrow	00	01	11	10
0	1	k	k	1		0	k	1	1	k
1	1	k	k	k		1	k	1	k	k
		J ₀ = 1	1					K ₁ =	:1	

Inplementation of Output Equations



Inplementation of Output Equations



Inplementation of Output Equations



Logic Diagram $J_2 = y_1y_0' K_2 = y_0 J_1 = y_2'y_0 K_1 = y_0 J_0 = 1 K_1 = 1$



Synthesis with T Flip-Flops 1/4

• Example: 3-bit binary counter $0 \rightarrow 1 \rightarrow 2 \rightarrow ... \rightarrow 7 \rightarrow 0 \rightarrow 1 \rightarrow 2$



State Diagram

Synthesis with T Flip-Flops 2/4

State Table

pre	present state			next state			F input	ſS
Y 2	y ₁	Yo	У ₂	У ₁	Y ₀	T ₂	T ₁	To
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1 59

Synthesis with T Flip-Flops 3/4

Flip-Flop input equations



$$\mathsf{T}_2 = \mathsf{y}_1 \mathsf{y}_0$$

 $T_0 = 1$

y ₁ y ₀				
Y2	00	01	11	10
0	0	1	1	0
1	0	1	1	0

 $T_1 = y_0$

Synthesis with T Flip-Flops 4/4



Unused States



Pre	esent Sta	nte	Ν	lext Stat	e
Y 2	y 1	y ₀	У ₂	У ₁	У ₀
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0

Modulo-5 counter

Example: Unused States 1/4

Pres	sent S [.]	tate	Ne	ext Ste	ate
Y ₂	Y 1	Yo	У ₂	У ₁	Y ₀
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0

Y 1 Y 0				
Y ₂	00	01	11	10
0	0	0	1	0
1	0	X	X	X

 $\mathbf{Y}_2 = \mathbf{y}_1 \mathbf{y}_0$



Y 1 Y 0				
12	00	01	11	10
0	1	0	0	1
1	0	X	X	X

$$\mathbf{y}_1 = \mathbf{y}_1' \mathbf{y}_0 + \mathbf{y}_1 \mathbf{y}_0' \\ = \mathbf{y}_1 \oplus \mathbf{y}_0$$

 $\mathbf{Y}_0 = \mathbf{y}_2' \mathbf{y}_0'$

Example: Unused States 2/4



Example: Unused States 3/4

BC

Α

Not using don't care conditions

Present State			Next State					
A	В	C			A		В	С
0	0	0		(0		0	1
0	0	1		(0		1	0
0	1	0		(О		1	1
0	1	1			1		0	0
1	0	0		(О		0	0
BC								
A		00	0	1	11	•	10	
	0	0	1		0		1	
	1	0	C)	0		0	



\mathbf{i}	00	01	11	10
0	0	0	1	0
1	0	0	0	0

A(++1) = A'BC



C(++1) = A'C'

Example: Unused States 4/4

Present State			Next State			
A	В	С	Α	В	С	
0	0	0	0	0	1	
0	0	1	0	1	0	
0	1	0	0	1	1	
0	1	1	1	0	0	
1	0	0	0	0	0	



A(++1) = A'BC $B(++1) = A'(B \oplus C)$ C(++1) = A'C'

Sequential Circuit Timing 1/3

- It is important to analyze the timing behavior of a sequential circuit
 - Ultimate goal is to determine the maximum clock frequency



Sequential Circuit Timing 2/3



Sequential Circuit Timing 3/3

Minimum clock period (or maximum clock frequency)



Example: Sequential Circuit Timing



 $t_{p,NOT} = 0.5 \text{ ns}$ $t_{p,XOR} = 2.0 \text{ ns}$ $t_{p,FF} = 2.0 \text{ ns}$ $t_{p,FF} = 2.0 \text{ ns}$ $t_{p,AND} = t_s = 1.0 \text{ ns}$ $t_h = 0.25 \text{ ns}$

Find the longest path delay from external input to the output

$$T_{p,XOR} + T_{p,XOR} = 2.0 + 2.0 = 4.0$$
 ns

Example: Sequential Circuit Timing



 $t_{p,XOR}$ = 2.0 ns

t_{p,FF} = 2.0 ns

 $t_{p,AND} = t_s = 1.0 \text{ ns}$

 $t_{h} = 0.25 \text{ ns}$

Find the longest path delay in the circuit from external input to positive clock edge

 $t_{p,XOR} + t_{p,NOT} = 2.0 + 0.5 = 2.5$ ns

Example: Sequential Circuit Timing



t_{p,NOT} = 0.5 ns

 $t_{p,XOR}$ = 2.0 ns

 $t_{p,FF}$ = 2.0 ns

 $t_{p,AND}$ = t_s = 1.0 ns

Find the longest path delay from positive clock edge to output

 $t_{p,FF} + t_{p,XOR} = 2.0 + 2.0 = 4.0$ ns

 $t_{h} = 0.25 \text{ ns}$
Example: Sequential Circuit Timing



 $t_{p,NOT} = 0.5 \text{ ns}$ $t_{p,XOR} = 2.0 \text{ ns}$ $t_{p,FF} = 2.0 \text{ ns}$ $t_{p,AND} = t_s = 1.0 \text{ ns}$ $t_h = 0.25 \text{ ns}$

Find the longest path delay from positive clock edge to positive clock edge

 $t_{p,FF} + t_{p,AND} + t_{p,XOR} + t_{p,NOT}$ = 2.0 + 1.0 + 2.0 + 0.5 = 5.5 ns

Example: Sequential Circuit Timing



$$t_{p,NOT} = 0.5 \text{ ns}$$

 $t_{p,XOR} = 2.0 \text{ ns}$
 $t_{p,FF} = 2.0 \text{ ns}$
 $t_{p,AND} = t_s = 1.0 \text{ ns}$
 $t_h = 0.25 \text{ ns}$

Determine the maximum frequency of operation of the circuit in megahertz

 $\begin{aligned} t_p &= t_{p,FF} + t_{p,AND} + t_{p,XOR} + t_{p,NOT} + t_s \\ &= 2.0 + 1.0 + 2.0 + 0.5 + 1.0 = 6.5 \text{ ns} \\ f_{max} &= 1/t_p = 1/(6.5 \times 10^{-9}) \approx 154 \text{ MHz} \end{aligned}$

Design Example

Design the synchronous sequential circuit which gives "1" as output when the last 4 values from the 1-bit input are 1010.
Example: x= 1010 1011 ise z= 0001 0000



Mealy Machine

VHDL Code

```
library IEEE;
                                                    when One_Came =>
                                                        if(x='1') then
                                                                        state <= One_Came;
use IEEE.STD_LOGIC_1164.ALL;
                                                        else
                                                                         state <= One Zero Came;
entity FSM_Mealy_1010 is
                                                        end if:
   Port ( clk : in STD_LOGIC;
                                                    when One_Zero_Came =>
          rst : in STD LOGIC;
                                                        if(x='1') then
                                                                        state <= One_Zero_One_Came;
          x: in STD_LOGIC;
                                                                        state <= Initial;
                                                        else
                                                        end if:
          z: out STD LOGIC);
                                                    when One Zero One Came =>
end FSM_Mealy_1010;
                                                        if(x='1') then state <= One_Came;
architecture Behavioral of FSM_Mealy_1010 is
                                                        else
                                                                        state <= Initial:
  type state_type is
                                                        end if:
   (Initial,One_Came,One_Zero_Came,One_Z
                                                    end case;
   ero_One_Came);
                                                end if:
  signal state : state type;
                                                end if:
                                                end process;
begin
                                                output: process(state,x)
  state_transition: process(clk)
                                  begin
                                                  begin
    if(clk'event and clk='1') then
                                                    case state is
       if(rst='1') then
                                                       when One Zero One Came =>
                                                         if(x='1') then z <= '0';
         state <= Initial;
                                                         else
                                                                         z <= '1':
       else
                                                         end if:
          case state is
                                                       when others => z <= '0';
            when Initial =>
                                                    end case:
                if(x='1') then
                                                  end process;
                    state <= One Came:
                                                end Behavioral;
                else
                    state <= Initial: end if:
```

Mealy Machine RTL Schematic



Testbench and Benaviour Simulation

library IEEE;	DUT: FSM_Mealy_1010 Port map(clk,rst,x,z);
use IEEE.STD_LOGIC_1164.ALL;	process
	begin
entity FSM Mealy 1010 this	wait for 5 ns;
and ESM Mealy 1010 the	CIK <= NOT CIK;
end 1 SM_Mediy_1010_10,	end process;
	process begin
architecture Behavioral of	rst <= 1;
FSM_Mealy_1010_tb is	wait for 10 ns; rst<= 0 ;
component FSM Mealy 1010 is	wait for 10 ns; x<='0';
Pont (alk : in STD OGTC:	wait for 10 ns; ×<='1';
	wait for 10 ns; x<='1';
rst : in STD_LOGIC;	wait for 10 ns; x<='0';
x : in STD_LOGIC;	wait for 10 ns; x<='1';
z:out STD LOGIC):	wait for 10 ns; x<='0';
end component:	wait for 10 ns; x<='1';
	wait for 10 ns; x<='0';
signal clk : SID_LOGIC := 0 ;	wait for 10 ns; x<='1';
signal rst,x,z : STD_LOGIC;	wait for 10 ns; x<='1';
begin	end process;
	end Behavioral;

Q 💾 🤁 Q 🔀		≛r +F Fe															
Name	Value		30 ns	35 ns	⁴⁰ ns	45 ns	⁵⁰ ns	55 ns	60 ns	65 ns	^{70 ns}	75 ns	80 ns	85 ns	90 ns	95 ns	100 ns
🔓 clk	0																
🔓 rst	0																
1 6 x	1																
l o z	0																
🐻 state	One_Came	In:	itial		One_	Came		One_Ze	ro_Came	One_Zero	_One_Came	One_Ze	ro_Came	One_Zero	_One_Came	One_Zero	Came

🍌 project_1 - [E:/Berna/Dersler/YuksekLisans/Aselsan/FSM/project_1/project_1.xpr] - Vivado 2019.1

_	×

<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u>	ts <u>W</u> indow La <u>v</u> out <u>V</u> iew <u>H</u> elp <u>Q-Quick</u>	k Access											s	3ynthesis Comp	plete 🦂
- 🕞 🔸 🛹 🖪 👘 🗙 🕽	↓ III 🔅 ∑ 🕺 🖉 🗶												📰 De	fault Layout	~
Flow Navigator 😤 🍦 ? _	PROJECT MANAGER - project_1														?
Generate Block Design	Sources	? _	. 🗆 🖒 🗙	Project Sum	mary × FSM_	Meally_1)10.vhd \times							?	
✓ SIMULATION	$\mathbf{Q} \mid \mathbf{X} \mid \mathbf{a} \mid $		¢	E:/Berna/De	rsler/YuksekLisan	s/Aselsan	FSM/project_	1/project_1.s	srcs/sou	ces_1/new/FSI	M_Meally_1010).vhd			×
Run Simulation	 D_FF_Neg_Edge(Behavioral) (D_FF_Neg_ Master : D_I atch(Behavioral) (D_I atch 	_Edge.vhd) (2)		1 libr	τις IEEE;		1 X <i>1</i> /		/						•
 ✓ RTL ANALYSIS ✓ Open Elaborated Design ⑦ Report Methodology Report DRC ☑ Schematic 	Slave : D_latch(Behavioral) (D_latch.v Slave : D_latch(Behavioral) (SM_Me FSM_Mealy_1010(Behavioral) (FSM_Me FSM_Meore_1010(Behavioral) (FSM_Moor SR_latch_NOR(Behavioral) (SR_latch_Nr SC Constraints (1) Simulation Sources (5)	kudy (1) eally_1010.vhd) re_1010.vhd) IOR.vhd)		2 use 3 4 - enti 5 1 6 7 8 9 - end 1 10	<pre>ty FSM_Mealy_10 Port (clk : in rst : in x : in 9 z : out FSM_Mealy_1010;</pre>	_1164.AL	:; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;	1010 10							
 ✓ SYNTHESIS ▶ Run Synthesis 	→ Utility Sources. Hierarchy Libraries Compile Order		*	11 - arch 12	type state_type signal state : n	is (In: state_t	rsm_mealy_ .tial,One_C /pe;	ame,One_Ze	ero_Cam	e,One_Zero_O	Dne_Came);				
✓ Open Synthesized Design	Source File Properties	? _	. 🗆 🗆 🗙	16	scate_transitio pegin	on: proce	ss(crk)								
Constraints Wizard	FSM_Meally_1010.vhd	÷	⇒ ¢	17 🕀	if(clk'ever if(rst=	nt and c: ='l') the	k='l') the	n							
Edit Timing Constraints Edit Timing Constraints Constraints Report Clock Networks Report Clock Interaction Report Clock Interaction Report Methodology Report DRC	C Enabled Location: E:/Berna/Dersler/Yukse Type: VHDL Library: xil_defaultiib Size: 2.0 KB Size: 2.0 KB C C C C C C C C C C C C C C C C C C C	s Completed Synthesis successfully completed Run Implementation Open Synthesized Design	× ^	19 20 21 22 23 24 25 26 27 27 28 27 28 29 0 29 0 29 0 29 0 29 0 29 0 29 0 29 29 29 29 20 20 20 20 20 20 20 20 20 20	sta else ca:	ate <= In se state when In if el: enc when On if	<pre>itial; is itial => (x='l') the state <= state <= i if; ne_Came => (x='l') the</pre>	n One_Came; Initial; n							
Report Utilization	General Properties	on't show this dialog again		30 1			state <=	One Came:							> [×]
🗩 Report Power 🔄 Schematic	Tcl Console Messages Log Rep Q X ♦ 4 <	OK	91											? _	
MPLEMENTATION Run Implementation Open Implemented Design	Name Constraints Status ✓ ✓ synth_1 constrs_1 synth_design Con ▷ impl_1 constrs_1 Not started	WNS TNS WHS	THS TPWS	Total Power	Failed Routes	LUT F	EF BRAMs 2 0.0	URAM E	DSP S	itart /16/20, 10:39 A	Elapsed M 00:00:49	Run Strategy Vivado Synthesis Defaults (Vivado Synthesis 201 Vivado Implementation Defaults (Vivado Impleme	7) ntation 2017)	Report Strateg Vivado Synthes Vivado Implem	y sis Defa tentatior
 PROGRAM AND DEBUG Generate Bitstream Open Hardware Manager 	<														>
Source File: FSM_Meally_1010.vhd															
F P Type here to search	🛱 📑 📴	🧿 🗧 🔼 📴	4									^	토 아 🔅 т	UR 10:40 UR 16.04. <u>2020</u>	, 📮
	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·							11111						1111

v <u>T</u> ools Rep <u>o</u> rts	Window Layout View Help Q- Quick Access	Synthe
		Tefault I
± ≑ ? _	PROJECT MANAGER - project_1	
k Desian	Sources ? _	CX Project Summary x FSM_Meally_1010.vhd x synth_1_synth_report_utilization_0 - synth_1 x synth_1_synth_synthesis_report_0 - synth_1 x
	Q ★ + 2 ● 1	E/Berna/Dersler/YuksekLisans/Aselsan/FSM/project 1.runs/synth 1/FSM Mealv 1010 utilization synth.rot
	V Design Sources (5)	
n	D_FF_Neg_Edge(Behavioral) (D_FF_Neg_Edge.vhd) (2)	
	> Master : D_Latch(Behavioral) (D_Latch.vhd) (1)	
	Slave : D_Latch(Behavioral) (D_Latch.vhd) (1)	30 ++
ted Design	FSM_Mealy_1010(Behavioral) (FSM_Meally_1010.vhd)	31 SITE TYPE USEQ FIXEQ AVAIABLE UTIN 32
thodology	FSM (Benavioral) (FSM.Vnd)	33 Slice LUTs* 1 0 303600 <0.01
c	SR Latch NOR(Rehavioral) (SR Latch NOR yhd)	34 LTT as Logic 1 0 303600 <0.01 35 LTT as Memory 0 0 0 30900 0.00
	Constraints (1)	36 Slice Registers 2 0 607200 <0.01
·	> Simulation Sources (5)	37 Register as Fib Flop 2 0 607200 <0.01
	> Dutility Sources	35 F Mukes 0 0 0 0 0 0 0 0 0
		40 F8 Muxes 0 0 75900 0.00
		41: +
ized Design	Hierarchy Libraries Compile Order	
s Wizard		
g Constraints	Source File Properties ? _	C X A 45
bug	FSM Meally 1010.vhd	→ 0
aing Summany		A 49 Total Clock Enable Synchronous Asynchronous
ing our inary	C Enabled	50 +
OCK Networks	Location: E:/Berna/Dersler/YuksekLisans/Aselsan/FSM/project_1/project_1.srcs/	sources. 52 10 1
ock Interaction	Type: VHDL ···	53 1 0 1 _ 1 - 1 Reset 1
thodology		54 0 _ Set -
c		
	Size: 2.0 KB	57 0 Yes - Set
lization	Modified: Thursday 04/09/20 12:30:23 PM	58 0 Yes - Reset 59 0 Yes Set -
wer	Conjecto: E:/Berna/Derster/Vuksekt isans/Aselsan/ESM/project 1/project 1 srcs/	sources 60 1 2 1 Yes Reset 1 - 1
:		
	General Properties	
1		
ntation	Tcl Console Messages Log Reports × Design Runs	
ented Design	$ \mathbf{Q} \neq \neq + - \mathcal{O} $	
	Report Type	Options Modified Size
EBUG	synth_1_synth_synthesis_report_0	4/16/20, 10:39 AM 19:5 KB
ream	✓ Implementation	
re Manager	✓ impl_1	
M		1:0 Rea

<u>T</u> ools Rep <u>o</u> l	rts <u>W</u> indow La <u>v</u> out <u>V</u> iew <u>H</u> elp Q- Quick Access					Synth
- x •						😀 Default
<u>≭</u> ≑ ? _	PROJECT MANAGER - project_1					
Design	Sources	?_0Ľ× P	Project Summary × FSM_Meally_1010.vhd	< synth_1_synth_report_utilization_0	- synth_1 × synth_1_synth_synthesis_report_	_0 - synth_1 ×
		Ċ r	F/Berna/Dersler/Yuksekl isans/Aselsan/ESM/project	1/project 1 runs/synth 1/ESM Mealy 1	010 vds	
	Design Sources (5)			n projekt_nikanskojnan_nik om_modaj_n		
	D FF Neg Edge(Behavioral) (D FF Neg Edge vhd) (2)	0	♀ ⅲ ← ≯ Ӽ ▣ ┉ Ҳ /			
	Master : D_Latch(Behavioral) (D_Latch.vhd) (1)		79 Point & 2021 informed FSM for	atata pagiatan latata pagi in	modulo IESM Monly 10101	
	Slave : D_Latch(Behavioral) (D_Latch.vhd) (1)		81			
d Design	FSM_Mealy_1010(Behavioral) (FSM_Meally_1010.vhd)		82 State	New Encoding	Previous Encoding	
volobou	 FSM(Behavioral) (FSM.vhd) 		83 84 initial		00	
	FSM_Moore_1010(Behavioral) (FSM_Moore_1010.vhd)		85 one_came	01	01	
, ,	SR_Latch_NOR(Behavioral) (SR_Latch_NOR.vhd)		86 one_zero_came 87 one_zero_one_came	10	10	
	> Constraints (1)		88			
	> Simulation Sources (5)		89 [INFO: [Synth 8-3354] encoded FSM wit	h state register 'state_reg' us	ing encoding 'sequential' in module 'FSM_1	Mealy_1010'
	V Curry Sources		91 Finished RTL Optimization Phase 2 :	Time (s): cpu = 00:00:15 ; elap	sed = 00:00:20 . Memory (MB): peak = 1130	.398 ; gain = 323.082
			92			
ed Design	Hierarchy Libraries Compile Order		93 94 Report RTL Partitions:			
Wizard			95 +-+++++++	+		
Constraints	Source File Properties	? _ 🗆 🖒 X	96 RTL Partition Replication Insta 97 +-+	nces +		
	ESM Meally 1010 ybd	- - A	98 +-+	+		
-	- I dw_weany_1010.vitu		99 Start BTL Component Statistics			
ng Summary	C Enabled	i i	101			
k Networks	Location: E:/Berna/Dersler/YuksekLisans/Aselsan/FSM/project_	1/project_1.srcs/sources	102 Detailed RTL Component Info :			
k Interaction	Type: VHDI	1	104 4 Input 2 Bit Mus	es := 1		
odology		1	105 2 Input 2 Bit Mus	es := 4		
:	Library: xil_defaultlib	1	106 2 input 1 Bit Hus			
ation	Size: 2.0 KB	1	108 Finished RTL Component Statistics			
	Modified: Thursday 04/09/20 12:30:23 PM		100			
er	Copied to: E:/Berna/Dersler/YuksekLisans/Aselsan/FSM/project_	1/project_1.srcs/sources	111 Start RTL Hierarchical Component Sta	tistics		
			112 Hierarchical RTL Component report			
	General Properties		× 1 1010			
	Tel Conselle Managere Las Derecto y Decisione					
ation	reconsole Messages Log Reports X Design Runs					
nted Design						
	Report	Туре	Options Modi	ied Size		
BUG	synth_1_synth_synthesis_report_0		4/16/	20, 10:39 AM 19.5 KB		
am	✓ Implementation					
Manager	v impl_1					
						1:0 Re

le <u>E</u> dit F <u>l</u> ow <u>T</u> ools Repor	ts <u>W</u> indow Layout <u>V</u> iew Help C	- Quick Access						Synthesis Complete
		Σ. % Ø %						Default Lavout
/Navigator	SYNTHE SIZED DE SIGN - xc7vx485tffg1157-1							
Create Block Design	_				1			
Open Block Design	Sources Netlist ×	? _ 🗆 🗹	Project Summary × Device	× FSM_Meally_1010.vhd ×				? 🗆
Generate Block Design	¥ 13	0	$ \bullet \Rightarrow \odot 2 2 2$	S O M R 🖳 🔩				
	N FSM_Mealy_1010				I			
IMULATION	> Leaf Cells (11)							
Run Simulation					X0Y6	X1 Y6		
 Open Elaborated Design 								
Report Methodology					XOY5	X1 Y5		
Report DRC								
Report Noise					XDY4	X1 V4		
Schematic								
						analahi adalahanahahananahahi kanahahilah		
YNTHESIS					XOY3	X1 Y3		
Run Synthesis	Properties	? _ 🗆 🖒 ×						
 Open Synthesized Design 		\leftarrow \rightarrow \Diamond			xny2	X1Y2		
Constraints Wizard								
Edit Timing Constraints								
🐞 Set Up Debug		n antia a			XOY1	X1 Y1		
🔯 Report Timing Summary	Select an object to see pro	perues						
Report Clock Networks					xnyn	X1 Y0		
Report Clock Interaction					Provide la construction de la co			
🖄 Report Methodology	·							
Report DRC	Tcl Console Messages Log Report	ts Design Runs Timing	×					? _ 🗆
Report Noise	Q X ≑ C ₩ ●	Design Timir	ig Summary					
Report Utilization	General Information	Setup		Hold		Pulse Width		
🛸 Report Power	Design Timing Summary	Worst	Jenative Slack (WNS): 0.087 ns	Worst Hold Slack (WHS):	0 106 ns	Worst Pulse Width Slack (WPWS):	3.650 ns	
🛃 Schematic	Clock Summary (1)	Total N	egative Slack (TNS): 0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (PWS): 0,000 ns	
	> 🔁 Check Timing (1)	Numbe	r of Failing Endpoints: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	
IPLEMENTATION	> Intra-Clock Paths	Total N	umber of Endpoints: 3	Total Number of Endpoints:	3	Total Number of Endpoints:	3	
 Run Implementation 		🗸 🖌 All user sp	ecified timing constraints are met.					
Open Implemented Design	Timing Summary - timing_1							



project_1 - [E//Berna/Dersiel/YuksekLisan	IS/ASEISAN/HSIVI/project_1/project_1.xpr] - Vivado 20	Quick Access								~
ile <u>E</u> dit F <u>l</u> ow <u>I</u> ools Rep <u>o</u> r	ts <u>W</u> indow La <u>v</u> out <u>V</u> iew <u>H</u> elp	QUICK ACCESS							Synthesis Con	iplete 🗸
									Default Layout	~
w Navigator — — — — — — — — — — — — — — — — — — —	SYNTHE SIZED DE SIGN - xc7vx485tffg1157-1									? X
Create Block Design	Sources Netlist ×	? _ 🗆 🗹	Project Summary × Device	× FSM_Meally_1010.vhd ×						203
Open Block Design	· · · · · · · · · · · · · · · · · · ·	\$		3 ⊕ 111 B , ⊡ , □ , □ ,						•
Generate Block Design	N FSM Mealy 1010									
IMULATION	> 🖻 Nets (14)									
Run Simulation	> 🗁 Leaf Cells (11)									
					X0Y6	X1 Y6				
TL ANALYSIS										
 Open Elaborated Design 					VOVE	VAVE				
🖄 Report Methodology					1	X1 15				
Report DRC							agan naanaan aa			
Report Noise					XOY4	<u>X1 Y4</u>				
🛃 Schematic										
SYNTHE SIS					<u>:XOY3</u>	X1 Y3				
Run Synthesis	Properties	? _ O G X								
✓ Open Synthesized Design		$\leftarrow \rightarrow \diamond$			XOY2	X1 Y2				
Constraints Wizard										
Edit Timing Constraints										
🐞 Set Up Debug	Palaction object to one prop	ortion			XOY1	<u>X1 Y1</u>				
🔯 Report Timing Summary		entes								
Report Clock Networks					ixovo	X1 V0				
Report Clock Interaction					PX010	AT 10				
🖻 Report Methodology										
Report DRC	Tcl Console Messages Log Reports	s Design Runs Timing	×						? _	- 0 6
Report Noise	Q ¥ ≑ C ₩ ●	Design Timin	g Summary							
Report Utilization	General Information	Coture .		11-14						^
🗯 Report Power	Timer Settings	Moreth	legative Slack (M/NS):1.012 pc	Worst Hold Slack (MHS):	0.106.pc	Woret Pulse Width Slock (WPWO)	2.650 pc			
🔰 Schematic	Clock Summary (1)	Total N	egative Slack (TNS): -1,913 IS	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPW)	2,000 ns			
	> 🕞 Check Timing (1)	Numbe	r of Failing Endpoints: 1	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0			
IMPLEMENTATION	> 🕞 Intra-Clock Paths	Total N	umber of Endpoints: 3	Total Number of Endpoints:	3	Total Number of Endpoints:	3			
Run Implementation	Inter-Clock Paths	🗸 Timing con	straints are not met.							~
> Open Implemented Design	Timing Summary - timing_1									
Type here to search		🛛 🔿 🥃 🔻	P2 ,					~	この この この この この この この この この この	,
₽ Type here to search	🖬 🖬 🛛	2 🧿 🛢 🖊	PB 🔥					^	覧 ф》 ಘ TUR 10:57 16.04.202	

project_1 - [E:/Berna/Dersler/YuksekLisans/As	selsan/FSM/project_1/project_1.x	pr] - Vivado 2019.1				_		- 6	o ×
<u>File E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u> rts	<u>W</u> indow La <u>v</u> out <u>V</u> iew	À Settings				×		Synthesis Cor	omplete 🗸
	🗴 🕨 👭 💆							Default Layout	~
Flow Navigator 😤 ≑ ? 💶 S	WNTHE SIZED DE SIGN * - xc7vx4	Q-	Synthesis						? ×
Create Block Design		Project Settings	Specify various settings associated	to Synthesis	•				
Open Block Design	Sources Netlist ×	General							? 🗆 🖒
Generate Block Design	· · · · · · · · · · · · · · · · · · ·	Flaboration	Constraints						
N	FSM_Mealy_1010	Synthesis	Default <u>c</u> onstraint set: 🕞 co	nstrs_1 (active)	~	Fall At (ns) Add Clock	Source Objects	Source File	Scoped Ce
SIMULATION	> 🖻 Nets (14)	Implementation	Report Options			3.000	[get_ports -filter { NAME =~ "*clk*" && DIRECTION == "IN" }]	deneme.xdc	
Run Simulation	> Eaf Cells (11)	Bitstream	Strategy to Vivade Synthesi	a Dafault Danasta (J/ivada Sunthaaia 20	17)				
		> IP	Strategy. 📠 vivado Synthesi	s Default Reports (vivado Synthesis 20	17) 🗸				
 RTL ANALYSIS 		Tool Settings	Options						
✓ Open Elaborated Design		Project	Write Incremental Synthesis		^				
🖻 Report Methodology		Board Repository							
Report DRC		Source File	Incremental synthesis: Not se	t					
Report Noise		Display	Strategy: 🌆 Viv	ado Synthesis Defaults (Vivado Sy 💊	· 🔛				
Schematic		WebTalk	Description: U	ser Defined Strategies					
		Help	Synth Design (vivade)	vado Strategies la Vivado Synthesis Defaults		-		_	>
✓ SYNTHESIS		3rd Party Simulators	tcl.pre	high Flow_AreaOptimized_high					
▶ Run Synthesis	Properties	> Colors	tcl.post	Flow_AreaOptimized_medium	•••				
✓ Open Synthesized Design		Selection Rules	-flatten_hierarchy	h Flow_AlternateRoutability	~				
Constraints Wizard		Shortcuts	-gated_clock_convers	Flow_PerfOptimized_high	~	eneme.xdc)	Scoped Cell		
Edit Timing Constraints		> Strategies	-bufg	how_rennieshoucary		" && DIRECTION == "IN")	1		î
		> Wildow Benavior	-fanout_limit						
Set Op Debug	Select an ob		-directive						
O Report Timing Summary			-fsm extraction	~	~				
Report Clock Networks			-keep_equivalent_registers						~
Report Clock Interaction			-resource_sharing	auto	~	Cancel			
Report Methodology			-control_set_opt_threshold	auto	~				
Report DRC	I ci Console Messages		-no_lc					?	_ 0 6
Report Noise	Report is out of date becau		-no_sriextract		~				
Report Utilization	Q 素 ♦ C 📕		Select an option above to see a de	scription of it					
📡 Report Power	General Information								î
Schematic	Timer Settings								
	Clock Summary (1)	3		Canaal	Bestere	SIACK (WPWS): 2	,000 ns		
IMPLEMENTATION	> 🕞 Check Timing (1)	\odot	UK	Cancer	Trestore	Endpoints:	,000 115		U
Run Implementation	> 🕞 Intra-Clock Paths	🗸 🗸 Total Num	nber of Endpoints: 3 Total Nu	Imber of Endpoints: 3	Total Number o	f Endpoints: 3			
> Open Implemented Design	Timing Summary - timing_1								
Type here to search	Ei		P3 📐				_ <u>^</u> り い	10:59	
								16.04.20	020

project_1 - [E:/Berna/Dersler/YuksekLisar	ns/Aselsan/FSM/project_1/project_1.x	pr] - Vivado 2019.1					- 0	×
<u>File Edit Flow T</u> ools Rep <u>o</u> r	rts <u>W</u> indow La <u>v</u> out <u>V</u> iew	À Settings			×		Synthesis Comp	lete 🗸
🕒 🔛 🔸 🛹 🕒 👘 🔿	< 💩 🕨 👫 🔯						Default Layout	~
Flow Navigator 😤 🔶 ? Create Block Design	SYNTHE SIZED DE SIGN * - xc7vx4	Q- Project Settings	Synthesis Specify various settings associated to S	ynthesis				? ×
Open Block Design Generate Block Design	Sources Netlist × 王 거	General Simulation Elaboration	Constraints				?	
	N FSM_Mealy_1010	Synthesis	Default <u>c</u> onstraint set:	s_1 (active)	Fall At (ns) Add Clock	Source Objects	Source File Sc	oped Ce
 SIMULATION Run Simulation 	> 🖻 Leaf Cells (11)	Implementation Bitstream > IP	Report Options Strategy: 🤷 Vivado Synthesis De	fault Reports (Vivado Synthesis 2017) 🛛 🗸	3.000	עפר שטוגייווופי (זאשר טג ממ טוגבט ווטע ווע זן	deneme.xdc	
		Tool Settings	Options					
Open Elaborated Design		Project		^				
Depent Methodelogy		IP Defaults	Write Incremental Synthesis					
Report Methodology		Board Repository	Incremental synthesis: Not set					
Report DRC		Source File						
Report Noise		WebTalk	Strategy:	erroptimized_high (vivado Sy 🗸				
🛃 Schematic		Help	Description: Higher per	formance designs, resource sharing is tu				>
✓ SYNTHESIS		3rd Party Simulators	tcl.pre					
▶ Run Synthesis	Properties	> Colors	tcl.post					6
✓ Open Synthesized Design		Selection Rules	-flatten_hierarchy	rebuilt 🗸				
Constraints Wizard		Shortcuts	-gated_clock_conversion	off 🗸 🗸	eneme (dc)	Scoped Cell		
		> Strategies	-bufg	12	" && DIRECTION == "IN" }]			î
Edit Timing Constraints		> Window Behavior	-fanout_limit*	400				- 1
🕷 Set Up Debug	Select an ob		-directive	Default 🗸				- 1
🖸 Report Timing Summary	Select all ob		-retiming					
Report Clock Networks			-fsm_extraction*	one_hot ~				~
Report Clock Interaction			-keep_equivalent_registers*		Cancel			
			-resource_sharing*	off				
Report Methodology	Tel Console Messages		-control_set_opt_threshold	auto			2	пв
Report DRC	Report is out of date becau		-no_rc				. –	
Report Noise				· · · · · · · · · · · · · · · · · · ·				
Report Utilization	Q ± € 0		Select an option above to see a descri	otion of it				
🛸 Report Power	General Information Timer Settings							î
🛃 Schematic	Design Timing Summary				Slack (WPWS): 2	650 ns		- 1
	Clock Summary (1)	?	ОК	Cancel <u>Apply</u> <u>R</u> estore	Vegative Slack (TPWS): 0	,000 ns		
 IMPLEMENTATION 	> 둼 Check Timing (1)				Endpoints: 0			
Run Implementation	> 🕞 Intra-Clock Paths	🗸 Total Nu	Imber of Endpoints: 3 Total Number	er of Endpoints: 3 Total Numbe	r of Endpoints: 3			~
> Open Implemented Design	Timing Summary - timing_1							
~								
P Type here to search			P3 \lambda			_へ 町 d)) 1	10:59	
ype here to search							16.04.2020	~

16.04.2020

	X 🐟 🕨 🛤 🔄 🥸 🖄 🖉 🖉 🖉	🔈 Settings					×			🔚 Defa	ult Layout	~
low Navigator — — — — — — — — — — — — — — — — — — —	SYNTHE SIZED DE SIGN - synth_1 xc7vx485tffg1157-1 ma											? ×
Open Block Design		Q-	Simulation								0.5	
Generate Block Design	Sources Netlist X	Project Settings	Specify various settings associ	ated to Simu	lation	· · · · ·					? L	1 [2
	* H	Simulation	Target simulator:	Vivado Sim	ulator	~						
SIMULATION	N FSM_Mealy_1010	Elaboration	Simulator language:	Mixed			ath Add Delay	Latencies Included	Delay Value	Objects	Source File	Scc
Run Simulation	> Nets (14)	Synthesis	Simulator ranguage.	Mixed		·	✓	None	0.000	[get_ports z]	deneme.xdc	
		Implementation	Sim <u>u</u> lation set:	🖨 sim_1		~		None	2.000	[get_ports 2]	deneme.xdc	
RTL ANALYSIS		Bitstream	Simulation top module name:	SR_Latch_N	VOR_tb	⊗ …						
 Open Elaborated Design 												
🖄 Report Methodology		Tool Settings	Compilation Elaboration	Simulation	Netlist Advanced							
Report DRC		IP Defaults	xsim.simulate.tcl.post									
Report Noise		Board Repository	xsim.simulate.runtime		1000ns	8						
🛃 Schematic		Source File	xsim.simulate.log_all_sig	nals*	\checkmark							
		Display	xsim.simulate.no_quit									
SYNTHESIS		WebTalk	xsim.simulate.custom_tc				-					>
Run Synthesis		Help	xsim.simulate.wdb									
✓ Open Synthesized Design	Source File Properties ?	3rd Party Simulators	xsim.simulate.saif_scope		mealy nower saif							6
Constraints Wizard	4	> Colors	xsim.simulate.saif all si	nals	ritealy_power.sail							
Edit Timing Constraints		Selection Rules	xsim.simulate.add_positi	onal			Scoped Cell					
Eut Inning Constraints		Shortcuts	xsim.simulate.xsim.more	_options			1					
Set Op Debug		> Strategies										
Report Timing Summary	Select an object to see properties	> Window Behavior										- 11
Report Clock Networks												
Report Clock Interaction												~
😨 Report Methodology												
Report DRC												
Report Noise	Tcl Console Messages Log Reports Desig										? _ 0	212
Report Litilization	Q ≍ ≑ C ≝ ●											
Keport Bawar	General Information											^
Report Power	Timer Settings		xsim.simulate.saif									
Schematic	Design Timing Summary		SAIF filename				650 ns					- 11
	Clock Summary (1)						000 ns					- 11
	Check Timing (1)											
 Run imprementation 	Inter-Clock Paths	?	ОК	С	ancel Apply	<u>R</u> estore						
 Open Implemented Design 	Other Path Groups				_							~
	Timing Summary - timing_1 × Timing Summary - tim	ing_2 × Timing Summary - timing_3	3 × Timing Summary - timing_4 × T	ming Summ	ary - timing_5 \times							



		<u></u>														
	N Station	. Lar Lau L														× 5 5 4 _
																•• •
Name	Value	180 ns	1 ^{190 ns} .	200 ns	210 ns	220 ns	1 ^{230 ns}	240 ns	250 ns	260 ns	270 ns	280 ns	^{290 ns}	1 ^{300 ns} .	310 ns	320 ns
ີ∎ cik	1															
18 rst 18 x	0															
l∎ z	0															
<pre>\FSM_onehot_state[0]_i_1_n_0</pre>	0															
la ∿FSM_onehot_state[1]_1_1_n_0 la \FSM_onehot_state[2]_i_1_n_0	× 0															
\FSM_onehot_state[3]_i_1_n_0	0]														
															** 13	:03
L P lype here to search														<u>~</u> 다 다 아	••• IUR 16.04	.2020

Untitled 2*	<u></u>								· . · . · . · . · . · . · .	· · · · · · · · · · · · · · ·			·			
														~		
Name	Value	,180 L L L L L L L L	ns 20	0 ns	220 ns	240 ns	260 ns	280 ns	300 ns	320 ns	340 ns	360 ns	380 ns	400 ns	420 ns	440 ns 460
1ª cik	1															
les rst	0															
la z	0															
	0															
Iå \FSM_onehot_state[1]_i_1_n_0	1															
<pre>\FSM_onehot_state[2]_i_1_n_0</pre>	0															
<pre>\FSM_onehot_state[3]_i_1_n_0</pre>	0															
	< >	<		-												
日 🔎 Type here to search 🛛 🛱 📻 💀 🧿 🛜 🧏 📴 🚴																

resident 1. IE: (Parts / Darclay // ukrahl inst	re/factor/CEM/amint 1/amint 1 and 1/and 20101		- a ×
<u>File Edit Flow Tools Repo</u>	prts <u>Window</u> Layout <u>View</u> <u>H</u> elp Q- Quick Access		Implementation Complete
	× ∞ ► ₩ ₩ 0 0 0 0		📰 Default Layout 🗸 🗸
Flow Navigator ₹ ♦ ? _	SYNTHE SIZED DE SIGN - synth_2 xc7vx485tffg1157-1		?
후 IP Catalog	Sources Netlist × ? _ □ □	A Report Power ×	? 🗆 🖸
IP INTEGRATOR Create Block Design Open Block Design	★ Image: Second s	Estimate power consumption based on the netlist design and part xc7vx485tffg1157-1.	0
Generate Block Design	> 🖨 Leaf Cells (15)	Results name: power_1 Environment Power Supply Switching Output	
 SIMULATION Run Simulation 		Reset switching activity before report power Switching Activity for Resets:	
RTL ANALYSIS		Simulation Settings	
 Open Elaborated Design 		Simulation activity file (.saif): //sim 1/impl/timing/xsim/mealy_power.saif 🕲 ····	
Report Methodology			
Report DRC		Default Activity Settings	
Report Noise		Default toggle rate: 12.5 [0 - 100]	
5 Schematic	Properties ? _ □ ⊡ × ← → ✿	Default Static Probability: 0.5 [0.0 - 1.0]	
✓ SYNTHESIS		Enable Rate Settings	
Run Synthesis		Static Probability Toggle Rate	
\sim Open Synthesized Design		BRAM Port Enable: [0.0 - 1.0] [0 - 100]	
Constraints Wizard	Select an object to see properties	BRAM Write Enable: [0.0 - 1.0] [0 - 100]	
Edit Timing Constraints		Bidi Output Port Enable: [0.0 - 1.0] [0 - 100]	
Set Up Debug		Toggle Rate Settings	
 Report Timing Summary Report Clock Networks 	Tcl Console × Messages Log Reports Design Runs Timi	Static Probability Toggle Rate	2 _ 0 6
Report Clock Interaction		Primary Outputs: [0.0 - 1.0] [0 - 100]	

[0.0 - 1.0]

[0 - 100]

Cancel

Registers:

?

Report Noise	INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.	(?)
Report Utilization		
🗯 Report Power	<pre> open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . </pre>	Memory (MB): peak = 3462.270 ; gain = 0.000
渚 Schematic		

Finished Parsing XDC File [E:/Berna/Dersler/YuksekLisans/A

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elaps

🖄 Report Methodology

Report DRC

✓ IMD								
	$ \mathcal{P} $ Type here to search	⊟i	02	9	=	~	23	2

Type a Tcl command here

91

ł

Ŷ



Moore Machine



VHDL Code

```
library IEEE;
                                                   when One_Came =>
                                                       if(x='1') then
                                                                      state <= One_Came;
use IEEE.STD_LOGIC_1164.ALL;
                                                       else
                                                                        state <= One Zero Came;
entity FSM_Mealy_1010 is
                                                       end if:
   Port ( clk : in STD_LOGIC;
                                                   when One_Zero_Came =>
         rst : in STD LOGIC;
                                                       if(x='1') then state <= One_Zero_One_Came;
          x: in STD_LOGIC;
                                                       else
                                                                   state <= Initial:
                                                       end if:
          z: out STD LOGIC);
                                                   when One Zero One Came =>
end FSM_Mealy_1010;
                                                       if(x='1') then state <= One Came;
architecture Behavioral of FSM_Mealy_1010 is
                                                       else
                                                                 state <= One Zero One Zero Came;
  type state_type is
                                                       end if:
   (Initial,One Came,One Zero Came,One Ze
                                                   when One Zero One Zero Came =>
   ro_One_Came,One_Zero_One_Zero_Came);
                                                       if(x='1') then state <= One_Came;
  signal state : state type;
                                                       else
                                                                  state <= Initial;
                                                       end if:
begin
                                                   end case:
  state transition: process(clk)
                                 begin
                                               end if; end if;
    if(clk'event and clk='1') then
                                               end process;
      if(rst='1') then
                                               output: process(state)
         state <= Initial:
                                                  begin
                                                    case state is
      else
                                                      when One_Zero_One_Zero_Came =>
         case state is
                                                        z <= '1':
            when Initial =>
                                                      when others =>
                if(x='1') then
                                                        z <= '0';
                                                      end case:
                    state <= One Came;
                else
                                                  end process;
                                               end Behavioral;
                    state <= Initial: end if:
```

Moore Machine RTL Schematic



Timing Diagram

