> Advanced Digital Circuit Design - Synchronous Sequential Logic
> Prof. Dr. Berna Örs Yalçın

Istanbul Technical University
Faculty of Electrical and Electronics Engineering
Department of Electronics and Communication Engineering
siddika.ors@itu.edu.tr

## Sequential Logic

- Digital circuits we have learned, so far, have been combinational
- no memory,
- outputs are entirely defined by the "current" inputs
- However, many digital systems encountered everyday life are sequential (i.e. they have memory)
- the memory elements remember past inputs
- outputs of sequential circuits are not only dependent on the current input but also the state of the memory elements.


## Sequential Circuits Model


current state is a function of past inputs and initial state

## Classification 1/2

- Two types of sequential circuits

1. Synchronous

- Signals affect the memory elements at discrete instants of time.
- Discrete instants of time requires synchronization.
- Synchronization is usually achieved through the use of a common clock.
- A "clock generator" is a device that generates a periodic train of pulses.



## Classification 2/2

## 1. Synchronous

- The state of the memory elements are updated with the arrival of each pulse
- This type of logical circuit is also known as clocked sequential circuits.

2. Asynchronous

- No clock
- behavior of an asynchronous sequential circuits depends upon the input signals at any instant of time and the order in which the inputs change.
- Memory elements in asynchronous circuits are regarded as time-delay elements


## Clocked Sequential Circuits

- Memory elements are flip-flops which are logic devices capable of storing one bit of information each.



## Clocked Sequential Circuits

- The outputs of a clocked sequential circuit can come from the combinational circuit, from the outputs of the flip-flops or both.
- The state of the flip-flops can change only during a clock pulse transition
- i.e. low-to-high and high-to-low
- clock edge
- When the clock maintains its value, the flip-flop output does not change
- The transition from one state to the next occurs at the clock edge.


## Latches

- The most basic types of memory elements are not flip-flops, but latches.
- A latch is a memory device that can maintain a binary state indefinitely.
- Latches are, in fact, asynchronous devices and they usually do not require a clock to operate.
- Therefore, they are not directly used in clocked synchronous sequential circuits.
- They are rather used to construct flip-flops.


## SR-Latch

- made of cross-coupled NOR (or NAND) gates


| $S$ | $R$ | $Q_{1}$ | $Q_{2}$ |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 |

$Q_{2}=Q_{1}^{\prime}$

Undefined

## VHDL Entity of SR Latch and Testbench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_NOR is
    Port (S in STD_LOGIC;
    R: in STD_LOGIC:
    Q1 : inout STD_LOGIC;
    Q2 : inout STD_LOGIC);
end SR_Latch_NOR;
architecture Behavioral of SR_Latch_NOR is
begin
    Q1<= not(R or Q2);
    Q2<= not (S or Q1);
end Behavioral:
```



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_NOR_tb is
end SR_Latch_NOR_tb:
architecture Behavioral of SR_Latch_NOR_tb is
    component SR_Latch_NOR is
    Port (S in STD LOGIC;
        R: in STD_LOGIC:
        Q1: inout STD_LOGIC;
        Q2 : inout STD_LOGIC);
    end component;
    signal S,R,Q1,Q2 & STD_LOGIC;
begin
    DUT: SR_Latch_NOR Port map(S,R,Q1,Q2);
    process begin
        R<='0';}s<='0', , wait for 5 ns
        R<='0',}S<='1', , wait for 5 ns
        R<='0',S<='0', , wait for 5 ns;
        R<='1,S<='0',,_,wait for 5 ns;
        R<=',}S<='0', , wait for 5 ns
        R<='1',}S<='1', , wait
    end process;
end Behavioral;
```


## Simulation Waveform



## Undefined State of SR-Latch

- $S=R=1$ may result in an undefined state
- the next state is unpredictable when both $S$ and $R$ goes to 0 at the same time.
- It may oscillate
- Or the outcome state depend on which of $S$ and $R$ goes to 0 first.


It oscillates

## SR-Latches with NAND Gates



Also known as $\mathrm{S}^{\prime} \mathrm{R}^{\prime}$-latch

| $S$ | $R$ | $Q$ | $Q$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 |  |
| 1 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| After $S=1, R=0$ |  |  |  |  |
| 1 | 1 | 1 | 0 | After $S=0, R=1$ |
| 0 | 0 | 1 | 1 | Undefined |

## VHDL Entity of SR Latch with NAND and Testbench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_NAND is
    Port (S : in STD LOGIC,
        R in STD LOGIC,
        Q1 inout STD_LOGIC;
        Q2 inout STD LOGIC);
end SR Latch NAND:
architecture Behavioral of SR_Latch_NAND is
begin
    Q1 < not (S and Q2);
    Q2< not (R and Q1);
end Behavioral;
```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL:
entity SR_Latch_NAND_tb is
end SR_Latch_NAND_tb;
architecture Behavioral of SR_Latch_NAND_tb is
component SR Latch_NAND
Port ( $S$ in STD LOGIC:
$R$ in STD LOGIC:
Q1: inout STD_LOGIC;
Q2 inout STD_LOGIC):
end component:
signal S, R, Q1, Q2 , STD LOGIC:
begin
DUT SR_Latch_NAND Port map $(S, R, Q 1, Q 2)$ : tb process begin
wait for $10 \mathrm{~ns}, R<0^{\prime}, S<0^{\prime}$;
wait for $10 \mathrm{~ns}, \quad R<0^{\prime}, S<1^{\prime}$;
wait for $10 \mathrm{~ns}, \quad R<=0, S<=0$;
wait for $10 \mathrm{~ns}, R<0^{\prime}, S<0^{\prime}$;
wait for $10 \mathrm{~ns}, \quad R<1^{\prime}, S<0^{\prime}$,
wait for $10 \mathrm{~ns}, \quad R<0^{\prime}, S<=0^{\prime}$;
wait for $10 \mathrm{~ns}, \mathrm{R}<=1, \mathrm{~S}=1$;
end process:

## Simulation Waveform



## SR-Latch with Control Input

- Control inputs allow the changes at $S$ and $R$ to change the state of the latch.


| c | S | R | Q , $\mathrm{Q}^{\prime}$ |
| :---: | :---: | :---: | :---: |
| 0 | X | X | No change |
| 1 | 0 | 0 | No change |
| 1 | 0 | 1 | $Q=0$ Reset state |
| 1 | 1 | 0 | $Q=1$ Set state |
| 1 | 1 | 1 | Indeterminate |

## VHDL Entity of SR Latch and Testbench

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity SR_Latch_NAND is
Port(S in STD_LOGIC;
R : in STD_LOGIC:
Q1 : inout STD_LOGIC;
Q2 : inout STD_LOGIC):
end SR_Latch_NAND:
architecture Behavioral of SR_Latch_NAND is begin
$\mathrm{Q} 1<=\operatorname{not}(S$ and $Q 2)$ :
Q2 $<\operatorname{not}(R$ and $Q 1)$;
end Behavioral;

library IEEE;
use IEEE STD_LOGIC_1164.ALL:
entity SR Latch_with_Control is
Port(S : in STD_LOGIC;
$R$ : In STD LOGIC;
$C$ in STD_LOGIC;
Q1 inout STD_LOGIC;
Q2 inout STD_LOGIC):
end SR Latch_with Control;
architecture Behavioral of SR_Latch_with_Control is component SR_Latch_NAND is

Port(S in STD_LOGIC;
$R$ : in STD LOGIC;
Q1 : inout STD_LOGIC: Q2 : inout STD_LOGIC):
end component,
signal S_tmp,R_tmp STD_LOGIC:
begin
$S \_t m p<=\operatorname{not}(S$ and $C)$ :
$R_{\text {_tmp }}<\operatorname{not}(R$ and $C)$ :
SR_Latch SR_Latch_NAND port
$\operatorname{map}\left(R_{1}+m p, S \_t m p, Q 1, Q 2\right)$;
end Behavioral;

## Simulation Waveform

$-\square$ ネ

## D-Latch

- SR latches are seldom used in practice because the indeterminate state may cause instability
- Remedy: D-latches


This circuit guarantees that the inputs to the SR-latch is always complement of each other when $C=1$.

## VHDL Entity of D Latch

entity $D$ Latch is
Port(D : in STD_LOGIC;
$C$ in STD_LOGIC;
Q1 inout STD_LOGIC;
Q2 : inout STD_LOGIC);
end D_Latch;
architecture Behavioral of D Latch is
component SR Latch_with_Control is
Port(S : in STD LOGIC;
$R$ : in STD_LOGIC; $C$ in STD_LOGIC;
Q1 : inout STD_LOGIC; Q2 : inout STD_LOGIC):
end component;

signal D_not STD_LOGIC;
begin
D_not $<=$ not $D$;
SR Latch: SR Latch_with_Control Port
$\operatorname{map}\left(D, D \_\right.$not $\left., C, Q 1, Q 2\right)$;
end Behavioral;

## Simulation Waveform

12 ns
$+1$



## D-Latch

| $C$ | $D$ | Next state of $Q$ |
| :--- | :--- | :--- |
| 0 | $X$ | No change |
| 1 | 0 | $Q=0 ;$ reset state |
| 1 | 1 | $Q=1 ;$ set state |

- We say that the $D$ input is sampled when $C=1$



## D-Latch as a Storage Unit

- D-latches can be used as temporary storage
- The input of D-latch is transferred to the $Q$ output when $C=1$
- When $C=0$ the binary information is retained.
- We call latches level-sensitive devices.
- So long as $C$ remains at logic-1 level, any change in data input will change the state and the output of the latch.
- Level sensitive latches may suffer from a serious problem.
- Memory devices that are sensitive to the rising or falling edge of control input is called flipflops.


## Need for Flip-Flops 1/2

- Outputs may keep changing so long as $C=1$



## Need for Flip-Flops 2/2

- Another issue (related to the first one)
- The states of the memory elements to change synchronously
- memory elements should respond to the changes in input at certain points in time.
- This is the very characteristics of synchronous circuits.
- To this end, we use flip-flops that change states during a signal transition of control input (clock)



## Edge-Triggered D Flip-Flop

- An edge-triggered D flip-flop can be constructed using two $D$ latches


Negative edge-triggered
$D$ flip-flop

## VHDL Module of Negative Edge Triggered D FF

## library IEEE;

```
use IEEE.STD_LOGIC_1164.ALL;
```

entity D_FF_Neg_Edge is
Port(D in STD_LOGIC;
clk in STD_LOGIC;
Q1 : inout STD_LOGIC;
Q2 : inout STD_LOGIC):
end D_FF_Neg_Edge:
architecture Behavioral of D_FF_Neg Edge is
component D_Latch is
Port(D : in STD_LOGIC;
$C$ in STD LOGIC;
Q1 : inout STD_LOGIC;
Q2: inout STD_LOGIC);
end component;
signal Y, not_Y not_clk STD_LOGIC,
begin
not_clk $<=$ not $c l k$;
Master: D_Latch Port map( $D, c l k, Y$ not_Y);
Slave: D_Latch Port map(Y, not_clk, Q1, Q2);
end Behavioral;

Testbench for Negative Edge Triggered D FF

```
library IEEE:
use IEEE.STD_LOGIC_1164.ALL;
entity D_FF_Neg Edge tb is
end D_FF_Neg_Edge tb;
architecture Behavioral of D_FF_Neg_Edge_tb is
    component D_FF_Neg_ Edge is
    Port(D & in STD_LOGIC;
        clk in STD LOGIC,
        Q1 inout STD LOGIC,
        Q2 - inout STD LOGIC):
    end component;
    signal D,clk,Q1,Q2 STD LOGIC== O';
begin
    DUT, D_FF_Neg_Edge Port map (D,clk,Q1,Q2);
    process begin
        wait for 5 ns,, , clk < not clk;
    end process;
    process begin
        wait for 10 ns; D< ' '0', , wait for 10 ns, D< '1',
        wait for 10 ns, D< 1', , wait for 10 ns, D< 11,
        wait for }10\mathrm{ ns, D< = 0, , wait for 10 ns, D< =1%,
        wait for 10 ns, D< = '', , wait for 10 ns, D< '1',
    end process:
end Behavioral;
```


## Simulation Waveform

12 ns
$+1$



## Positive Edge-Triggered D Flip-Flop



## VHDL Entity of Positive Edge Triggered D FF and Testbench

```
library IEEE;
use IEEESTD_LOGIC_1164.ALL;
entity D_FF_Pos_Edge is
    Port (D in STD_LOGIC;
    CIK : in STD LOGIC,
    Q1 : inout STD_LOGIC;
    Q2 - inout STD LOGIC):
end D_FF_POS_Edge;
architecture Behavioral of D_FF_Pos_Edge is
    component D_latch
        Port (D _ In STD LOGIC,
        C In STD LOGIC,
        Q1: inout STD LOGIC;
        Q2. inout STD LOGIC);
    end component:
    signal Y Clk signal,Q2_signal STD LOGIC;
begin
    Master S latch Port map(D,Clk_signal,Y Q2_signal);
    Slave, D latch Port map(Y,Clk,Q1,Q2);
    Clk_signal < not Clk;
end Behavioral;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity D FF Pos Edge tb is
end D_FF Pos_Edge_tb:
architecture Behavioral of D_FF_Pos_Edge_tb is
component D_FF Pos Edge
    Port (D in STD_LOGIC;
            Clk in STD_LOGIC;
            Q1 inout STD LOGIC;
            Q2 inout STD LOGIC);
    end component;
    signal D,CIN,Q1,Q2 &TD LOGIC;
begin
    DUT:D FF Pos Edge Port map(D, Clk,Q1,Q2):
    process begin
        wait for 10 ns; Clk < ' O';
        fori in 1 to 1000 loop
            wait for 20 ns;,_Clk<= not Clk;
        end loop:
        wait;
    end process;
    process begin
        wait for 30 ns, D< O',
        wait for 30 ns, D<=1',
        wait for 30 ns, D< '0',
        wait for 30 ns, D<1.
        wait;
    end process;
end Behavioral:

\section*{Simulation Waveform}
\begin{tabular}{|c|c|}
\hline Name & Value \\
\hline 16 D & 1 \\
\hline 16 Clk & 0 \\
\hline 16 Q1 & 1 \\
\hline 16 Q2 & 0 \\
\hline 16 Y & 1 \\
\hline 1 f Clk_s... & 1 \\
\hline
\end{tabular}

\section*{Symbols for D Flip-Flops}


Positive edge-triggered D Flip-Flop


Negative edge-triggered
D Flip-Flop

\section*{Setup \& Hold Times \(1 / 2\)}
- Timing parameters are associated with the operation of flip-flops
- Recall \(Q\) gets the value of \(D\) in clock transition


\section*{Setup \& Hold Times 2/2}
- Setup time, \(t_{s}\)
- The change in the input D must be made before the clock transition.
- Input D must maintain this new value for a certain minimum amount time.
- If a change occurs at \(D\) less than \(t_{s}\) second before the clock transition, then the output may not acquire this new value.
- It may even demonstrate unstable behavior.
- Hold time, \(t_{h}\),
- Similarly the value at D must be maintained for a minimum amount of time (i.e. \(t_{h}\) ) after the clock transition.

\section*{Propagation Time}
- Even if setup and hold times are achieved, it takes some time the circuit to propagate the input value to the output.
- This is because of the fact that flip-flops are made of logic gates that have certain propagation times.

\section*{D Flip-Flop}


\section*{Positive edge-triggered D Flip-Flop}
- Characteristic equation
- \(Q(t+1)=D\)
\(D \quad Q(t+1)\)
\(0 \quad \frac{0}{1}\)
1

Characteristic Table

\section*{Other Flip-Flops}

D flip-flop is the most common
- since it requires the fewest number of gates to construct.
Two other widely used flip-flops
- JK flip-flops
- T flip-flops

\section*{JK Flip-Flop}

\begin{tabular}{|c|c|c|c|}
\hline J & K & \(y\) & Next State \\
\hline Characteristic Equationo & 0 & y & No change \\
\hline - \(Q(t+1)=J Q^{\prime}(\dagger)+K^{\prime} Q(t) 0\) & 1 & 0 & Reset \\
\hline \(-Y=J y^{\prime}+K^{\prime} y \quad 1\) & 0 & 1 & Set \\
\hline - 1 & 1 & \(\mathrm{y}^{\prime}\) & Complement \\
\hline
\end{tabular}

Characteristic Table

\section*{T (Toggle) Flip-Flop}


Characteristic Equation Characteristic Table
- \(Q(t+1)=T \oplus Q(\dagger)=T Q^{\prime}(\dagger)+T^{\prime} Q(\dagger)\)
- \(y=T \oplus y=T y^{\prime}+T^{\prime} y\)


\section*{Asynchronous Inputs of Flip-Flops}
- They are used to force the flip-flop to a particular state independent of clock
- "Preset" (direct set) set FF state to 1
- "Clear" (direct reset) set FF state to 0
- They are especially useful at startup.
- In digital circuits when the power is turned on, the state of flip-flops are unknown.
- Asynchronous inputs are used to bring all flip-flops to a known "starting" state prior to clock operation.

\section*{Asynchronous Inputs}

\begin{tabular}{ccc|ccc} 
reset & \(C\) & \(D\) & \(Q\) & \(Q^{\prime}\) \\
\hline 1 & \(X\) & \(X\) & 0 & 1 & Starting State \\
0 & \(\uparrow\) & 0 & 0 & 1 \\
0 & \(\uparrow\) & 1 & 1 & 0 &
\end{tabular}

\section*{Design Process}
1. Verbal description of desired operation
2. Draw the state diagram
3. Reduce the number of states if necessary and possible: \(s\) = number of states
4. Determine the number of flip-flops: \(n=\left\lceil\log _{2} s\right\rceil\)

6. Obtaine the encoded state table
7. Choose the type of the flip-flops
8. Derive the simplified flip-flop input equations
9. Derive the simplified output equations
10. Draw the logic diagram

\section*{Example: Design of a Synchronous Sequential Circuit}
- Verbal description
- 1st Step: we want a circuit that detects three or more consecutive 1's in a string of bits.
- Input: string of bits of any length
- Output:
- "1" if the circuit detects such a pattern in the string
- "O" otherwise

\section*{Example: State Diagram} 2nd Step: Draw the state diagram 0/0


\section*{Synthesis with D Flip-Flops 1/5}
- 3rd Step: State reduction
- 4th Step: Number of flip-flops
- 4 states
-? flip-flop
- \(5^{\text {th }}\) Step: State assignment

\section*{Synthesis with D Flip-Flops 2/5}
- 6th Step: Obtain the state table
\begin{tabular}{|cc|c|cc|c|}
\hline \multicolumn{2}{|c|}{ Present State } & Input & \multicolumn{2}{|c|}{ Next State } & Output \\
\(y_{1}\) & \(y_{2}\) & \(x\) & \(y_{1}\) & \(y_{2}\) & \(z\) \\
\hline 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 \\
0 & 1 & 1 & 1 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 1 & 1 & 1 & 0 \\
1 & 1 & 0 & 0 & 0 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

\section*{Synthesis with D Flip-Flops 3/5}
- 7th Step: Choose the type of the flip-flops - D type flip-flops
- 8th Step: : Derive the simplified flip-flop input equations
- Boolean expressions for \(D_{1}\) and \(D_{2}\)
\begin{tabular}{|c|c|c|c|c|}
\hline \[
y_{2} x
\] & 00 & 01 & 11 & 10 \\
\hline 0 & 0 & 0 & 1 & 0 \\
\hline 1 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}
\[
D_{1}=y_{1} x+y_{2} x
\]
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{\(y_{2} x\)} \\
\hline \(y_{1}\) & 00 & 01 & 11 & 10 \\
\hline 0 & 0 & 1 & 0 & 0 \\
\hline 1 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}
\(D_{2}=y_{1} x+y_{2}^{\prime} x\)

\section*{Synthesis with D Flip-Flops 4/5}
- 9th Step: : Derive the simplified output equations
- Boolean expressions for z
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{\(y_{2} x\)} \\
\hline \(y_{1}\) & 00 & 01 & 11 & 10 \\
\hline 0 & 0 & 0 & 0 & 0 \\
\hline 1 & 0 & 0 & 1 & 1 \\
\hline
\end{tabular}
\(z=y_{1} y_{2}\)

Synthesis with D Flip-Flops 5/5
- 10th Step: Draw the logic diagram
\(D_{1}=y_{1} x+y_{2} x \quad D_{2}=y_{1} x+y_{2}^{\prime} x \quad z=y_{1} y_{2}\)


\title{
Synthesis with JK Flip-Flops and MUXs
}


Number of states \(=6\)
Number of state variables \(=3\)
Number of flip-flops \(=3\)
Number of Inputs \(=0\)
Number of Outputs= 6
- 6 shifting lights
\(\bullet\) - lojik-1
- \(0=\) lojik -0

\section*{State Diagram \& Table}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Present State } \\
& y_{2} y_{1} \quad y_{0}
\end{aligned}
\]} & \multirow[t]{2}{*}{Next State
\[
y_{2} y_{1} y_{0}
\]} & \multicolumn{3}{|l|}{Flip-flop inputs} & \multicolumn{4}{|c|}{Outputs} \\
\hline & & \(\mathrm{J}_{2} \mathrm{~K}\) & \(\mathrm{J}_{1} \mathrm{~K}_{1}\) & \(J_{0} K_{0}\) & & \(\mathrm{z}_{4}\) & \(\mathrm{z}_{2}\) & \(z_{1} z_{0}\) \\
\hline 000 & 001 & 0 k & 0 k & 1 k & 1 & 1 & 0 & 00 \\
\hline 001 & 010 & 0 k & 1 k & k 1 & & 1 & 1 & 00 \\
\hline 010 & 0111 & 0 k & k 0 & 1 k & & 0 & 1 & 10 \\
\hline \(\begin{array}{lll}0 & 1 & 1\end{array}\) & 100 & 1 k & k 1 & k 1 & & 0 & 1 & 11 \\
\hline 100 & 101 & k 0 & 0 k & 1 k & & 0 & 1 & 10 \\
\hline 101 & 000 & k 1 & 0 k & k 1 & & 1 & 15 & \({ }_{5} 0\) \\
\hline
\end{tabular}

Inplementation of Flip-Flop Input Equations


\section*{Inplementation of Output Equations}

\(z_{5}=y_{2}{ }^{\prime} y_{1}{ }^{\prime} y_{0}{ }^{\prime}+k\left(y_{2} y_{1} y_{0}{ }^{\prime}+y_{2} y_{1} y_{0}\right) z_{4}=y_{2}{ }_{2} y_{1}{ }^{\prime} y_{0}{ }^{\prime}+y_{2}{ }^{\prime} y_{1}{ }_{1} y_{0}+y_{2} y_{1} y_{0} y_{0}+k\left(y_{2} y_{1} y_{0}{ }^{\prime}+y_{2} y_{1} y_{0}\right)\)

\(z_{3}=y_{2}{ }^{\prime} y_{1}{ }_{1} y_{0}{ }^{\prime}+y_{2}{ }^{\prime} y_{1}{ }^{\prime} y_{0}+y_{2}{ }_{2} y_{1} y_{0}{ }^{\prime}+y_{2} y_{1}{ }^{\prime} y_{0}{ }^{\prime}+y_{2} y_{1}{ }^{\prime} y_{0}+k\left(y_{2} y_{1} y_{0}{ }^{\prime}+y_{2} y_{1} y_{0}\right)\)

\section*{Inplementation of Output Equations}


\section*{Inplementation of Output Equations}

\[
z_{0}=y_{2}{ }_{2} y_{1} y_{0}+k\left(y_{2} y_{1} y_{0}{ }^{\prime}+y_{2} y_{1} y_{0}\right)
\]

\section*{Logic Diagram}
\[
J_{2}=y_{1} y_{0}^{\prime} \quad K_{2}=y_{0} \quad J_{1}=y_{2}^{\prime} y_{0} \quad k_{1}=y_{0} \quad J_{0}=1 \quad k_{1}=1
\]


\section*{Synthesis with T Flip-Flops 1/4}
- Example: 3-bit binary counter
\(0 \rightarrow 1 \rightarrow 2 \rightarrow \ldots \rightarrow 7 \rightarrow 0 \rightarrow 1 \rightarrow 2\)


How many flip-flops?

State assignments
- \(D_{0} \rightarrow 000\)
- \(D_{1} \rightarrow 001\)
- \(D_{2} \rightarrow 010\)
- \(\mathrm{D}_{7} \rightarrow 111\)

State Diagram

\section*{Synthesis with T Flip-Flops 2/4}
- State Table
\begin{tabular}{|ccc|ccc|ccc|}
\hline \multicolumn{3}{|c|}{ present state } & \multicolumn{3}{c|}{ next state } & \multicolumn{3}{c|}{ FF inputs } \\
\hline \(\mathrm{y}_{2}\) & \(\mathrm{y}_{1}\) & \(\mathrm{y}_{0}\) & \(\mathrm{y}_{2}\) & \(\mathrm{y}_{1}\) & \(\mathrm{y}_{0}\) & \(\mathrm{~T}_{2}\) & \(\mathrm{~T}_{1}\) & \(\mathrm{~T}_{0}\) \\
0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\
0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 \\
0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 \\
0 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 \\
1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\
1 & 0 & 1 & 1 & 1 & 0 & 0 & 1 & 1 \\
1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 1 \\
1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 159 \\
\hline
\end{tabular}

\section*{Synthesis with T Flip-Flops 3/4}
- Flip-Flop input equations
\(y_{2} y_{1} y_{1} y_{0} \quad \mathbf{y}\)
\(T_{2}=y_{1} y_{0}\)
\(T_{0}=1\)
\begin{tabular}{|c|c|c|c|c|}
\hline \(y_{2}\) & 00 & 01 & 11 & 10 \\
\hline 0 & 0 & 1 & 1 & 0 \\
\hline 1 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}
\(T_{1}=y_{0}\)

\section*{Synthesis with T Flip-Flops 4/4}
- Circuit
\(T_{2}=y_{1} y_{0}\)
\(\mathrm{T}_{1}=\mathrm{y}_{0}\)
\(T_{0}=1\)


\section*{Unused States}


Modulo-5 counter
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Present State} & \multicolumn{3}{|c|}{Next State} \\
\hline \(\mathrm{Y}_{2}\) & \(y_{1}\) & Yo & \(y_{2}\) & \(y_{1}\) & \(y_{0}\) \\
\hline 0 & 0 & 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 & 1 & 1 \\
\hline 0 & 1 & 1 & 1 & 0 & 0 \\
\hline 1 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

\section*{Example: Unused States 1/4}
\begin{tabular}{|ccc|ccc|}
\hline \multicolumn{3}{|c|}{ Present State } & \multicolumn{3}{c|}{ Next State } \\
\hline \(\mathrm{y}_{2}\) & \(\mathrm{y}_{1}\) & \(\mathrm{y}_{0}\) & \(\mathrm{y}_{2}\) & \(\mathrm{y}_{1}\) & \(\mathrm{y}_{0}\) \\
\hline 0 & 0 & 0 & 0 & 0 & 1 \\
0 & 0 & 1 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 & 1 & 1 \\
0 & 1 & 1 & 1 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

\[
y_{2}=y_{1} y_{0}
\]

\[
\begin{aligned}
& y_{1}=y_{1}^{\prime} y_{0}+y_{1} y_{0}^{\prime} \\
&=y_{1} \oplus y_{0}
\end{aligned}
\]
\[
y_{0}=y_{2}{ }^{\prime} y_{0}{ }^{\prime}
\]

\section*{Example: Unused States 2/4}

\(y_{2}=y_{1} y_{0}\)
\(y_{1}=y_{1} \oplus y_{0}\)
\(y_{0}=y_{2}^{\prime} y_{0}^{\prime}\)
The circuit is not locked type.

\section*{Example: Unused States 3/4}
- Not using don't care conditions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Present State} & \multicolumn{3}{|l|}{Next State} & \multirow[t]{2}{*}{} & \multicolumn{2}{|l|}{00} & \multicolumn{2}{|l|}{\(11 \quad 10\)} \\
\hline A & B & c & & A & B & c & & 0 & 0 & 1 & 0 \\
\hline 0 & 0 & 0 & & 0 & 0 & 1 & & 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 1 & & 0 & 1 & 0 & & & & & \\
\hline 0 & 1 & 0 & & 0 & 1 & 1 & & t+1) & \(A^{\prime} B\) & & \\
\hline 0 & 1 & 1 & & 1 & 0 & 0 & & & & & \\
\hline 1 & 0 & 0 & & 0 & 0 & 0 & & & & & \\
\hline \multicolumn{7}{|l|}{\[
B C
\]} & \(B C\) & & & & \\
\hline \multirow[t]{3}{*}{} & & 00 & 01 & 11 & 10 & & A & 00 & 01 & 11 & 10 \\
\hline & 0 & 0 & 1 & 0 & 1 & & 0 & 1 & 0 & 0 & 1 \\
\hline & 1 & 0 & 0 & 0 & 0 & & & 0 & 0 & 0 & 0 \\
\hline \multicolumn{7}{|r|}{\[
\begin{aligned}
B(t+1) & =A^{\prime} B^{\prime} C+A^{\prime} B C^{\prime} \\
& =A^{\prime}(B \oplus C)
\end{aligned}
\]} & & \(C(t+1)\) & \(=A^{\prime}\) & & \\
\hline
\end{tabular}

\section*{Example: Unused States 4/4}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{ Present State } & \multicolumn{4}{c|}{ Next State } \\
\hline A & B & C & A & B & C \\
\hline 0 & 0 & 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 & 1 & 1 \\
\hline 0 & 1 & 1 & 1 & 0 & 0 \\
\hline 1 & 0 & 0 & 0 & 0 & 0 \\
\hline & & & & & \\
\hline & & & & & \\
\hline & & & & & \\
\hline
\end{tabular}

\[
\begin{aligned}
& A(t+1)=A^{\prime} B C \\
& B(t+1)=A^{\prime}(B \oplus C) \\
& C(t+1)=A^{\prime} C^{\prime}
\end{aligned}
\]

\section*{Sequential Circuit Timing 1/3}
- It is important to analyze the timing behavior of a sequential circuit
- Ultimate goal is to determine the maximum clock frequency


\section*{Sequential Circuit Timing 2/3}
\[
t_{p, F F}+t_{p, C O M B} \gg t_{h}
\]


\section*{Sequential Circuit Timing 3/3}
- Minimum clock period (or maximum clock frequency)


\section*{Example: Sequential Circuit Timing}

\(t_{\mathrm{p}, \mathrm{NOT}}=0.5 \mathrm{~ns}\)
\(t_{\mathrm{p}, \mathrm{XOR}}=2.0 \mathrm{~ns}\)
\(t_{\text {p.FF }}=2.0 \mathrm{~ns}\)
\(t_{p, A N D}=t_{s}=1.0 \mathrm{~ns}\)
\(t_{p, X O R}+t_{p, X O R}=2.0+2.0=4.0 \mathrm{~ns}\)
\(t_{\mathrm{h}}=0.25 \mathrm{~ns}\)

\section*{Example: Sequential Circuit Timing}


Find the longest path delay in the circuit from external input to positive clock edge
\(t_{\mathrm{p}, \mathrm{XOR}}+\mathrm{t}_{\mathrm{p}, \mathrm{NOT}}=2.0+0.5=2.5 \mathrm{~ns}\)
\(t_{h}=0.25 \mathrm{~ns}\)

\section*{Example: Sequential Circuit Timing}

\(t_{\mathrm{p}, \mathrm{NOT}}=0.5 \mathrm{~ns}\)
\(t_{p, X O R}=2.0 \mathrm{~ns}\)
\(t_{\text {p.FF }}=2.0 \mathrm{~ns}\)
\(t_{p, A N D}=t_{s}=1.0 \mathrm{~ns}\)
\(t_{\mathrm{h}}=0.25 \mathrm{~ns}\)
Find the longest path delay from positive clock edge to output
\[
t_{p, F F}+t_{p, X O R}=2.0+2.0=4.0 \mathrm{~ns}
\]

\section*{Example: Sequential Circuit Timing}


Find the longest path delay from positive clock edge to positive clock edge
\[
t_{p, F F}=2.0 \mathrm{~ns}
\]
\[
t_{\mathrm{p}, \mathrm{AND}}=t_{\mathrm{s}}=1.0 \mathrm{~ns}
\]
\[
\begin{aligned}
& t_{p, F F}+t_{p, A N D}+t_{p, X O R}+t_{p, N O T} \\
& =2.0+1.0+2.0+0.5=5.5 \mathrm{~ns}
\end{aligned}
\]

\section*{Example: Sequential Circuit Timing}

\(t_{\mathrm{p}, \mathrm{NOT}}=0.5 \mathrm{~ns}\)
\(t_{p, X O R}=2.0 \mathrm{~ns}\)
\(t_{\text {p.FF }}=2.0 \mathrm{~ns}\)
\(t_{\mathrm{p}, \mathrm{AND}}=t_{\mathrm{s}}=1.0 \mathrm{~ns}\)
\(t_{\mathrm{h}}=0.25 \mathrm{~ns}\)

Determine the maximum frequency of operation of the circuit in megahertz \(t_{p}=t_{p, F F}+t_{p, A N D}+t_{p, X O R}+t_{p, N O T}+t_{s}\)
\[
=2.0+1.0+2.0+0.5+1.0=6.5 \mathrm{~ns}
\]
\[
f_{\max }=1 / t_{p}=1 /\left(6.5 \times 10^{-9}\right) \approx 154 \mathrm{MHz}
\]

\section*{Design Example}
- Design the synchronous sequential circuit which gives "1" as output when the last 4 values from the 1-bit input are 1010.
- Example: \(x=10101011\) ise \(z=00010000\)


Mealy Machine
```

library IEEE;
use IEEE.STD_LOGIC 1164.ALL;
entity FSM_Mealy_1010 is
Port (clk in STD_LOGIC,
rst in STD LOGIC,
x in STD LOGIC;
z out STD_LOGIC);
end FSM_Mealy_1010;
architecture Behavioral of FSM_Mealy_1010 is
type state type is
(Initial,One Came, One Zero Came, One Z
ero_One Came):
signal state state type:
begin
state transition process(clk), begin
if(clk' event and clk='1) then
if}(rst=1) the
state = Initial;
else
case state is
when Initial s
if (x-'1') then
state < One Came;
else
state < Initial, end if:
when One Came =>
if}(x=1') then, state < One_Came:
else,_,_,_state < One_Zero_Came;
end if:
when One Zero_Came -
if(x=1) then_ state < One_Zero_One_Came;
else,_,_,__state < Initial,
end if;
when One Zero_One Came =>
if(x=1) then _ state < One Came:
else ,\quad,\quad,\quad, state < Initial,
end if:
end case;
end if:
end if:
end process;
output process(state,x)
begin
case state is
when One_Zero_One_Came =>
if (x='1') then, z < < '0';
else,},\quad,\quadZ<< 11
end if;
when others }>,\quadz<=0'
end case;
end process:
end Behavioral;

```

\section*{Mealy Machine RTL Schematic}


\section*{Testbench and Benaviour Simulation}
```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL,
entity FSM Mealy_1010_tb is
end FSM_Mealy_1010_tb;
architecture Behavioral of
FSM_Mealy_1010_tb is
component FSM_Mealy_1010 is
Port (clk in STD_LOGIC,
rst : in STD LOGIC,
x}\mathrm{ : In STD LOGIC,
z out STD_LOGIC);
end component,
signal clk STD LOGIC = '0',
signal rst,x,z STD LOGIC;
begin

```

DUT, FSM_Mealy_1010 Port map(clk,rst, \(x, z\) );
process
begin
wait for 5 ns;
\(\mathrm{clk}<\) not clk ;
end process:
process _, begin
\(r s t<1\);
wait for 10 ns, \(r s t=0^{\prime}\),
wait for 10 ns, \(x<0^{\prime}\);
wait for 10 ns, \(x<1\),
wait for 10 ns, \(x<1^{1}\),
wait for 10 ns, \(x<0^{\prime}\) ',
wait for 10 ns, \(x<=^{\prime} 1^{\prime}\);
wait for 10 ns, \(x<0^{\prime}\) ',
wait for 10 ns; \(x<=^{\prime}\),
wait for 10 ns, \(x<0^{\prime}\),
wait for 10 ns, \(x=1^{\prime}\),
wait for 10 ns, \(x<1^{\prime}\),
end process:
end Behavioral;
```

A projec_1 - [E//Berna/Dersler/\uksekLisans/Aselsan/FSM/project_1/project_1xprI] - Vivado 2019.1
Eile Edit Flow Iools Reports Window Layout View Help Q. Quick Access

```

Flow Navigator \(\doteqdot=\) PROJECT MANAGER - project_1

\section*{Generate Block Design}

\section*{\(\checkmark\) SIMULATION}

Run Simulation
\(\checkmark\) RTL ANALYSIS
\(\checkmark\) Open Elaborated Design
Report Methodology ReportDRC
:- Schematic

\section*{\(\checkmark\) SYNTHESIS}

\section*{- Run Synthesis}
\(\checkmark\) Open Synthesized Design Constraints Wizard Edit Timing Constraints廉 SetUp Debug
© Report Timing Summary Report Clock Networks Report Clock Interaction
Report Methodology ReportDRC Report Utilization
* Report Power
:- Schematic
\(\checkmark\) IMPLEMENTATION
- Run Implementation
> Open Implemented Design PROGRAM AND DEBUG
Ifin Generate Bitstream > Open Hardware Manager Source File: FSM_Meally_1010.vhd


```

Project Summary x FSM_Meally_1010.vhd }

```

\section*{Ferna/Dersler/YuksekLisans/Aselsan/FSM/project_1/project_1.srcs/sources_1/new/FSM_Meally_1010.vhd}

\begin{tabular}{l|l}
1 & library IEEE; \\
2 & use IEEE.STD_LOGIC_1164.ALL;
\end{tabular}
\(4 \dot{\theta}\) entity \(\operatorname{FSM}\) Mealy 1010 is
Port ( clk : in STD LoGIC;
rst : in STD_Logic;
x : in STD_LDGIC;
\(z\) : out STD_ \({ }^{\text {LOGIC }}\) );
end FSM Mealy 1010 :
end FSM_Mealy_1010;
\(1 \dot{\Theta}\) architecture Behavioral of FSM_Mealy_1010 is
type state_type is (Initial, One_Came, One_Zero_Came, One_Zero_One_Came) ; signal state : state_type;
\(\begin{array}{l:l} \\ 4 & \text { begin } \\ \end{array}\)
state_transition: process (clk)
begin
\(\underset{\text { if }}{\text { begin }}\)
(c1k'event and c1k='1') then
if (rst=' \(1^{\prime}\) ) then
else \({ }^{\text {state }}\)
\({ }^{\text {else }}\)
when Initial \(\Rightarrow>\)
if ( \(\mathrm{x}=\mathrm{s}^{\prime} \mathrm{I}^{\prime}\) ) then
else state \(<=\) One_Came;
else
<= Initial;
hen One_Came
if \(\left(x=1{ }^{\prime} 1^{\prime}\right)\) then
st.ate \(<=\) One C.ame:

\section*{Generate Block Design}
\(\checkmark\) SIMULATION
Run Simulation
\(\checkmark\) RTLANALYSIS
\(\checkmark\) Open Elaborated Design
Report Methodology ReportDRC
：－Schematic

\section*{\(\checkmark\) SYNTHESIS}

\section*{－Run Synthesis}
\(\checkmark\) Open Synthesized Design Constraints Wizard Edit Timing Constraints
廉 Set Up Debug
© Report Timing Summary Report Clock Networks Report Clock Interaction
Report Methodology ReportDRC Report Utilization
＊Report Power
：－Schematic
\(\checkmark\) IMPLEMENTATION
－Run Implementation
＞Open Implemented Design

\section*{\(\checkmark\) PROGRAM AND DEBUG}

Ifin Generate Bitstream
＞Open Hardware Manager


Q．ㅍ \(三+\)［
क
\(\checkmark\) Design Sources（5）
\(\checkmark\) D＿FF＿Neg＿Edge（Behavioral）（D＿FF＿Neg＿Edge．vhd）（2）
＞－Master：D＿Latch（Behavioral）（D＿Latch．vhd）（1）
＞Slave ：D＿Latch（Behavioral）（D＿Latch．vid）（1）
－‥ FSM＿Mealy＿1010（Behavioral）（FSM＿Meally＿1010．vhd）
－FSM（Behavioral）（FSM．vhd）
－FSM＿Moore＿1010（Behavioral）（FSM＿Moore＿1010．．．．hd）
－SR＿Latch＿NOR（Behavioral）（SR＿Latch＿NOR．vhd）
＞Constraints（1）
\(>\) Simulation Sources（5）
\(>\) U Utility Sources

Hierarchy Libraries Compile Order
\begin{tabular}{|c|c|}
\hline Source File Properties & ？－ロ ¢ \(\times\) \\
\hline －FSM＿Meally＿1010．vhd & －\(\Rightarrow\) \\
\hline
\end{tabular}


Location：E／Berna／Dersler／YuksekLisans／Aselsan／FSM／project＿1／project＿1．srcs／sources． Type：VHDL \(\cdots\) ． Library

Size：\(\quad 2.0 \mathrm{~KB}\)
Modified：Thursday 04／09／20 12：30：23 PM
Copied to：E／Berna／Dersler／YuksekLisans／Aselsan／FSM／project＿1／project＿1．srcs／sources．＿
General Properties

Report
－synth＿1＿synth＿synthesis＿report＿0
\(\checkmark\) Implementation
impl＿1

\section*{PROJECT MANAGER－project＿1}

Generate Block Design
\(\checkmark\) SIMULATION
Run Simulation
\(\checkmark\) RTL ANALYSIS
\(\checkmark\) Open Elaborated Design
Report Methodology ReportDRC
：Schematic

\section*{\(\checkmark\) SYNTHESIS}
－Run Synthesis
\(\checkmark\) Open Synthesized Design Constraints Wizard Edit Timing Constraints
廉 Set Up Debug
© Report Timing Summary Report Clock Networks Report Clock Interaction
Report Methodology ReportDRC Report Utilization
＊Report Power
：－Schematic
\(\checkmark\) IMPLEMENTATION
－Run Implementation
＞Open Implemented Design

\section*{\(\checkmark\) PROGRAM AND DEBUG}

Ifin Generate Bitstream
＞Open Hardware Manager


Q．ㄷ \(三\)＋［
क
\(\checkmark\) Design Sources（5）
\(\checkmark\) D＿FF＿Neg＿Edge（Behavioral）（D＿FF＿Neg＿Edge．vhd）（2）
＞Master：D＿Latch（Behavioral）（D＿Latch．vid）（1）
－Slave ：D＿Latch（Behavioral）（D＿Latch．vid）（1）
－‥ FSM＿Mealy＿1010（Behavioral）（FSM＿Meally＿1010．vhd）
－FSM（Behavioral）（FSM．vhd）
－FSM＿Moore＿1010（Behavioral）（FSM＿Moore＿1010．．．．hd）
－SR＿Latch＿NOR（Behavioral）（SR＿Latch＿NOR．vhd）
＞Constraints（1）
\(>\) Simulation Sources（5）
＞U Utility Sources

Hierarchy Libraries Compile Order
\begin{tabular}{|c|c|}
\hline Source Fill Properties & ？－ロ ¢ \\
\hline －FSM＿Meally＿1010．vhd &  \\
\hline
\end{tabular}
\(\nabla\) Enabled
Location：E：／Berna／Dersler／YuksekLisans／Aselsan／FSM／project＿1／project＿1．srcs／sources．

\section*{Tue：}

Type：
Library：xil defautili
Size：\(\quad 2.0 \mathrm{~KB}\)
Modified：Thursday 04／09／20 12：30：23 PM
Copied to：E／Berna／Dersler／YuksekLisans／Aselsan／FSM／project＿1／project＿1．srcs／sources．
General Properties

\begin{tabular}{l|l|l|l} 
Tcl Console & Messages & Log & Reports \(\times\) Design Runs
\end{tabular}


Report
［a synth＿1＿synth＿synthesis＿report＿0
\(\checkmark\) Implementation
impl＿1

\section*{simulation}

Run Simulation
\(\checkmark\) RTL ANALYSIS Open Elaborated Design
ReportMethodology ReportDRC Report Noise
: Schematic

\section*{SYNTHESIS}
- Run Synthesis

Open Synthesized Design
Constraints Wizard
Edit Timing Constraints
洋 Set Up Debug
© Report Timing Summary Report Clock Networks Report Clock Interaction
- Report Methodology

ReportDRC
Report Noise Report Utilization
* Report Power
:- Schematic

\section*{IMPLEMENTATION}
- Run Implementation

Open Implemented Design



Open Block Design
Generate Block Design

\section*{\(\checkmark\) SIMULATION}

Run Simulation
\(\checkmark\) RTL ANALYSIS
Open Elaborated Design
ReportMethodology ReportDRC Report Noise
: Schematic

\section*{SYNTHESIS}
- Run Synthesis

Open Synthesized Design
Constraints Wizard
Edit Timing Constraints
洋 Set Up Debug
© Report Timing Summary Report Clock Networks Report Clock Interaction


Report Methodology
Report DRC
Report Noise
Report Utilization
* Report Power
:- Schematic

\section*{IMPLEMENTATION}
- Run Implementation

Open Implemented Design

Hold
Worst Hold Slack (WHS): \(\quad 0,106 \mathrm{~ns}\) Total Hold Slack (THS): \(\quad 0,000 \mathrm{n}\)
Number of Failing Endpoints: 0
Total Number of Endpoints: 3

\section*{Pulse Width}

Worst Pulse Width Slack (WPWS): \(\quad 2,650 \mathrm{~ns}\)
Total Pulse Wiath Negative Slack (TPWS):
0,000 ns Total Pulse Width Negative Slack (TPWS): 0,000 ns Number of Failing Endpoints: 0 Total Number of Endpoints: 3




Open Block Design
Generate Block Design
\(\checkmark\) SIMULATION Run Simulation
\begin{tabular}{|c|c|}
\hline Sources \(\times\) Netist & 口 \\
\hline
\end{tabular}
Project Summary \(\times \mid\) Device \(\times\) FSM＿Meally＿1010．vhd \(\times\) Timing Constraints \(\times\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \(\checkmark\) Clocks（1） & Position & Clock & Clock Edge & Delay Transition & Min／Max Delay Path & Add Delay & Latencies Included & Delay Value & Objects & Source File & Scc \\
\hline Create Clock（1） & 4 & ［get＿clocks clk］ & rise & & min & \(\checkmark\) & None & 0.000 & ［get＿ports z］ & deneme．xdc & \\
\hline Create Generated Clock（0） & 5 & ［get＿clocks dik］ & rise & & max & \(\checkmark\) & None & 2.000 & ［get＿ports z］ & denemexdc & \\
\hline
\end{tabular}

Create Generated Clock（0） Rename Auto－Derived Clock（0） Set Clock Latency（ 0 ） Set Clock Uncertainty（ 0 ） Set Clock Groups（0） Set Clock Sense（0） Set Input Jitter（ 0 ） Set System Jitter（ 0 ） Set External Delay（0）
\(\checkmark\) Inputs（2）
Set Input Delay（2）

\section*{All Constraints}

\section*{\(0 \div \div\) 世}

\section*{Position Command}

Scoped Cell
1 create＿clock－period 8.000 －name clk－waveform \(\{0.0004 .000\}\)［get＿ports－filter \｛NAME \(=\sim\)＂＂clk＂\＆\＆DIRECTION \(==\)＂TN＂\(\}]\)
（－）（Invalid）set＿input＿delay－clock［get＿clocks clk］－min－add＿delay 2.000 ［get＿ports \｛x［ \({ }^{[1]}\)
（1）（Invalid）set input delay－clock［get＿clocks clk］－max－add＿delay 2.000 ［get＿ports \(\{x \times[]\}\)
2 set＿input＿delay－clock［get＿clocks clk］－min－add＿delay 2.0 ［get＿ports rst］
3 set＿input＿delay－clock［get＿clocks clk］－max－add＿delay 2.0 ［get＿ports rst］
\begin{tabular}{|l|l|}
\hline Apply & Cancel \\
\hline
\end{tabular}

Double click to create a Set Output Delay constraint


\begin{tabular}{l|l|l|l|l|l} 
Tcl Console & Messages & Log & Reports & Design Runs & Timing \(\times\)
\end{tabular}
\(\times\)

\section*{Q．픋․․․ Design Timing Summary} General Information Timer Settings Design Timing Summary Clock Summary（1） ＞Check Timing（1）
＞E Intra－Clock Paths
Inter－Clock Paths
Othar Path Grouns．

Setup
Worst Negative Slack（WNS）： \(0,087 \mathrm{~ns}\) Total Negative Slack（TNS）：\(\quad 0,000 \mathrm{~ns}\) Number of Failing Endpoints： 0
Total Number of Endpoints： 3
Total Number of Endpoints：\(\quad 3\)
user specified timing constraints are met

Timing Summary－timing＿1 \(\times\) Timing Summary－timing＿2 \(\times\) Timing Summary－timing＿3 \(\times\) Timing Summary－timing＿4 \(\times\) Timing Summary－timing＿5 \(\times\)

\section*{Pulse Width}

Worst Pulse Wioth Slack（WPWS）：\(\quad 3,650\) ns Total Pulse Width Negative Slack（TPWS）： 0,000 ns
Number of Failing Endpoints： 0
Total Number of Endpoints： 3

16 IFSM_onehot_state:0Li_1_n_0 6 IFSM_onehot_state[1Li_1_n_0 16 IFSM_onehot_state[2Li_1_n_0 \(16 \mid\) FSM_onehot_state[3Li_1_n_0
\({ }^{1} 1\)
Value
\(\qquad\)
\(1 \begin{aligned} & 240 \mathrm{~ns} \\ & 4\end{aligned}\)
250 ns
\(\left.\right|_{|c| c} ^{260 \mathrm{~ns}}\)
\(\left.\right|^{270 \mathrm{~ns}}\)
 \(\underbrace{200 \mathrm{~ns}} \underset{1}{2}\) \begin{tabular}{|l|l|}
\hline 0 \\
\(x\) \\
0 & \\
\hline 0 & \\
\hline
\end{tabular} \(\qquad\)
 \(\stackrel{4}{240 \mathrm{~ns}}\)

Eile Edit Flow Iools Reports Window Layout View Help Q. QuickAccess

SYNTHE SIZED DESIGN - synth_2| xc7ux485tffi 1157-1

\begin{tabular}{|c|c|c|}
\hline Flow Navigator & ) ? - & SYNTHESIZED DESIGN - synth_2 | xc7ux485tfig 1157-1 \\
\hline
\end{tabular}

\section*{\(\checkmark \operatorname{IP} \operatorname{INTEGRATOR}\)}
Create Block Design
Open Block Design
Generate Block Design
simulation
Run Simulation
RTL ANALYSIS
Open Elaborated Design
Report Methodology Report DRC
Report Noise
- \(\boldsymbol{A}\) Schematic

\section*{SYNTHESIS}
- Run Synthesis
Open Synthesized Design
Constraints Wizard
Edit Timing Constraints
庻 SetUp Debug
© Report Timing Summary
Report Clock Networks
Report Clock Interaction
Report Methodology
ReportDRC
Report Noise
Report Utilization
* Report Power
S Schematic
power_1

\section*{Moore Machine}


\section*{VHDL Code}
library IEEE:
use IEEE STD LOGIC_1164.ALL;
\[
\text { entity FSM Mealy } 1010 \text { is }
\]

Port (ck in STD_LOGIC;
rst : in STD_LOGIC,
\(x\) : in STD LOGIC;
\(z\) out STD LOGIC):
end FSM_Mealy_1010;
architecture Behavioral of FSM_Mealy_1010 is
type state type is
(Initial; One Came, One Zero_Came, One Ze ro_One_Came, One_Zero_One_Zero_Came); signal state state_type:
begin
state transition process(clk) begin
if (clk'event and \(c \mathrm{k}=\mathbf{'}^{\prime} \mathbf{1}^{\prime}\) ) then
if \(\left(r s t=1^{\prime}\right)\) then
state \(=\) Initial; else
case state is
when Initial \(\Rightarrow\) if \(\left(x=^{\prime} 1^{\prime}\right)\) then state \(<=\) One_Came; else
state < = Initial, end if;
when One Came \(\Rightarrow\)
if \(\left(x=^{\prime} 1^{\prime}\right)\) then else state \(<=\) One_Came; state \(<=\) One_Zero_Came; end if:
when One Zero Came \(\Rightarrow\)
if \((x=1\) ' ) then state \(<\) One_Zero_One_Came: else,,\(\ldots\), state <= Initial; end if;
```

when One_Zero_One_Came =>

```
    if \((x=1\) ) then state \(<\) One_Came:
    else, state \(<=\) One_Zero_One_Zero_Came:
    end if:
when One Zero_One_Zero_Came \(\Rightarrow\)
    if \((x=1\) ' \()\) then state \(<\) One Came:
    else,, state \(=\) Initial:
        end if;
end case:
end if, end if:
end process:
output process(state)
    begin
        case state is
        when One_Zero_One_Zero_Came \(\Rightarrow\)
            \(z<=1\);
        when others \(=\)
            \(z<0^{\prime}\);
        end case:
    end process;
end Behavioral;

\section*{Moore Machine RTL Schematic}


\section*{Timing Diagram}
```

