Welcome, Guest . Login . Türkçe
Where Am I: Ninova / Courses / Institute of Science and Technology / BLG 603E - Gelişmiş İşlemci Mimarisi
 

BLG 603E - Enhanced Processor Architec.

Course Objectives

Understand advanced processor architectures.
Discuss critical elements of parallel architectures and parallel computing.
Explore current trends and developments in processor architecture.

Course Description

Performance evaluation and analysis. Memory technologies and optimizations. Cache systems and cache performance optimizations. Memory system design. Memory system performance analysis. Virtual memories and short-cut buffers. Instruction-level parallelism. Use of compiler techniques for instruction-level parallelism. Branch prediction. Data dependency and dynamic instruction ordering methods. Hardware-based speculation techniques. Superpipelined processors and superscalar processors. Data parallelism. Vector architectures. Graphics processing units and general-purpose computing in graphics processing units. Task parallelism. Multiprocessor systems. Cache management systems. Synchronization. Memory coherence. Interconnect architectures in multiprocessor systems.

Course Coordinator
Nizamettin Aydın
Nizamettin Aydın
Course Language
English
 
 
Courses . Help . About
Ninova is an ITU Office of Information Technologies Product. © 2026