

2. The Pipeline

In **pipelining**, multiple tasks (for example instructions) are executed in parallel.

To use the pipelining approach efficiently

1. We must have tasks that are repeated many times on different data.
2. Tasks must be divided into small pieces (operations or actions) that can be performed in parallel.

An example for a pipeline: an automobile assembly line.

The task is the construction of a car.

This task is repeated many times for different cars.


The task consists of some operations, such as assembling the doors, assembling the tires.

For each operation there is a station in the pipeline (assembly line).


Each operation is performed in parallel with other operations but on a different car.

For example, while a worker is assembling the doors of the i^{th} car, another worker is assembling the tires of the $(i+1)^{\text{th}}$ car at the same time.

Example: An automobile assembly line with three stations




2.1 The general structure of a pipeline:



- Each processing unit performs a fixed operation.
- On different clock cycles the operation is performed on different data (task). (Refer to Digital Circuits Lecture notes, Section 6 for information about clock signal.)
- Registers (R_1, R_2, \dots, R_k) keep the intermediate results.
- All stages are controlled by a common clock signal and operate synchronously.
- New inputs are accepted at one end, before previously accepted inputs appear as outputs at the other end.
- When all stages of the pipeline is full, on each clock cycle a new result is obtained at the output.

Example: The elements of the arrays A, B and C will be first read from the memory and then the following operation will be performed: $A_i * B_i + C_i \quad i=1,2,3,\dots$



Example (cont'd):

- In this example the task is decomposed as 3 operations: Reading, multiplication and addition.
- We assume that arrays are in separate memory modules, which can be read in parallel.
- We start to read elements of the array C one clock cycle after reading A and B.

Functioning of the pipeline with three stages:

Clock cycle	1. Stage (Read)		2. Stage (Multiply)		3. Stage (Add)
	R1	R2	R3	R4	R5
1	A ₁	B ₁	-	-	-
2	A ₂	B ₂	A ₁ *B ₁	C ₁	-
3	A ₃	B ₃	A ₂ *B ₂	C ₂	A ₁ *B ₁ + C ₁ (First result)
4	A ₄	B ₄	A ₃ *B ₃	C ₃	A ₂ *B ₂ + C ₂
5	A ₅	B ₅	A ₄ *B ₄	C ₄	A ₃ *B ₃ + C ₃

Note:

Under the assumption that the access time of the memory is very shorter than the durations of the other operations and the data is always ready to be read, then reading is not handled as a separate operation.

In this case the pipeline could be designed with two stages which perform only arithmetical operations: multiplication and addition.

2.2 Space-Time Diagram of a pipeline with 4 stages

Space-Time Diagrams (or timing diagrams) show which task is currently processed in which stage of the pipeline.

In the exemplary diagram below, clock cycles (steps) are written on columns, stages on the rows and task numbers in the cells of the table.

Example:
(4 stages)

Stages	Time → Clock Cycles (steps)						
	1	2	3	4	5	6	7
S1	T1	T2	T3	T4	T5	T6	
S2		T1	T2	T3	T4	T5	T6
S3			T1	T2	T3	T4	T5
S4				T1	T2	T3	T4

1st task (T1) is completed in 4 clock cycles (number of stage k=4).


After kth cycle a new task is completed in each clock cycle.

Four tasks (T4) have been completed in 7 clock cycles.

Space-Time Diagram of a pipeline with 4 stages, cont'd

We can construct the space-time diagram also in a different way.

In the diagram below, clock cycles (steps) are written on columns, tasks on the rows and stages into the cells of the table.



Four tasks (T4) have been completed in 7 clock cycles.

2.3 Throughput and Speedup provided by the pipeline

Because all stages proceed at the same time, the length of the period of the clock signal (cycle time) is determined by the time (delay) required for the **slowest stage**.

The **cycle time** (the period of the clock) t_p can be determined as follows:

$$t_p = \max(\tau_i) + d_r = \tau_M + d_r$$

t_p : cycle time

τ_i : time delay of the circuitry in the i^{th} stage

τ_M : maximum stage delay (the slowest stage)

d_r : time delay of the register

Speedup:

k: Number of stages in the pipeline

t_p : cycle time

n: number of tasks

A total of k cycles are required to complete the execution of the first task

(T1). Required time: $T(1) = k \cdot t_p$

Remaining n-1 tasks require (n-1) cycles. Time: $(n-1)t_p$

Total required time for n tasks: $(k+n-1)t_p$

t_n : Required time for a task without pipelining

$$\text{Speedup: } S = \frac{\text{Execution time without the pipeline}}{\text{Execution time with the pipeline}} \quad S = \frac{n \cdot t_n}{(k+n-1) \cdot t_p}$$

If we have many tasks: $n \rightarrow \infty$
$$S = \lim_{n \rightarrow \infty} \frac{t_n}{t_p}$$

Under assumption $t_n = k \cdot t_p$

(If it is possible to divide the main task into k equal small operations and ignore the register delays.)

$$S_{\max} = k \text{ (Theoretical maximum speedup)}$$

Comments on speedup:

To improve the performance of the pipeline the tasks must be divided into balanced, small operations with equal (at least similar) durations.

If the durations of the operations are small then the clock cycle can be short.

Remember the slowest stage determines the clock cycle.

Effects of increasing the number of stages of a pipeline:

Advantage:

- If the task can be divided into **many small** operations, increasing the number of stages can increase the speed of the clock signal and consequently the speedup.

$$S = \lim_{n \rightarrow \infty} \frac{t_n}{t_p} \quad S_{\max} = k$$

Disadvantages:

- The cost of the pipeline increases. At each stage of the pipeline, there is some overhead (cost, energy, space) because of registers and additional connections.
- The completion time of the first task increases. $T(1) = k \cdot t_p$
- Branch penalties in the instruction pipelines caused by control hazards increase. We will discuss branch penalties in the section "2.5 Pipeline hazards".

While designing a pipeline these advantages and disadvantages should be taken into consideration.


Effects of task partitioning on the speedup:

If the task can be partitioned into small operations with small durations then a faster clock signal can be applied.

Assume that we have a task T with a total duration of 100 ns.


Assume that we can decompose this task in different ways.

Case A: We partition the task into 2 equal stages.



If the delay of the registers is 5 ns, then the clock cycle is $t_p = 50+5 = 55$ ns

Case B: We partition the task into 3 unbalanced stages.



The clock cycle is $t_p = 50+5 = 55$ ns (slowest stage $\tau_M = 50$ ns)


Although the pipeline has more stages, there is no speed improvement compared to case A.

Besides, the cost of the pipeline is increased.

The completion time of the first task increases. $T(1) = k \cdot t_p$

Effects of task partitioning on the speedup: (cont'd)

Case C: We partition the task into 3 stages with similar durations.



The clock cycle is $t_p = 40+5 = 45$ ns (slowest stage $\tau_M = 40$ ns)

The clock signal is faster compared to cases A and B.

Conclusion:

The pipelining has advantages if a task can be partitioned into small and balanced operations.

It is important to decrease the duration of the clock cycle (t_p).

For example, if we could partition the task into 5 operations each having the duration of 20ns, we would have a clock cycle of 25ns.

2.4 Instruction Pipeline (Instruction-Level Parallelism)

During the execution of each instruction the CPU repeats some operations.


The processing required for a single instruction is called an **instruction cycle** that includes the general stages, instruction fetch and decoding, operand fetch, execution, interrupt. (See the figure on 1.18)

The simplest instruction pipeline can be constructed with two stages:

- 1) Fetch and decode instruction
- 2) Fetch operands and Execute instruction

When the main memory is not being accessed during the execution of an instruction, this time can be used to fetch the next instruction in parallel with the execution of the current one.

Example:



The potential overlap among instruction is called **instruction-level parallelism**.

Remember, to gain more speedup, the pipeline must have more stages with small durations.

Instruction Pipeline (cont'd)

The instruction cycle can be decomposed into 6 operations to gain more speedup:

1. **Fetch instruction (FI)**: Read the next expected instruction into a buffer.
2. **Decode instruction (DI)**: Determine the opcode and the operand specifiers.
3. **Calculate addresses of operands (CO)**: Calculate the effective address.
4. **Fetch operands (FO)**: Fetch each operand from memory.
5. **Execute instruction (EI)**: Perform the indicated operation.
6. **Write operand (WO)**: Store the result in memory.

Because of the following factors this decomposition may not increase the performance so much. Problems:

- The various stages will be of different durations.
- Some instructions do not need all stages.
- Different segments can need same resources (for example memory) at the same time.

Therefore, some operations can be combined into same stage so that a pipeline with less (for example 4 or 5) and balanced stages is constructed.

For example, 80468 had 5 stages.

There are also processors that include instruction pipelines with more stages.

For example processors of Pentium 4 family included a pipeline with 20 stages.

Here internal operations are decomposed into small actions.

2.4.1 An (exemplary) instruction pipeline (with 4 stages)

1. IF (*Fetch Instruction*): Read the next instruction pointed by PC into a buffer.
 2. DA (*Decode, Address*): Decode instruction, calculate operand addresses
 3. FO (*Fetch Operand*): Read operands (memory/register)
 4. EX (*Execution*): Perform the operation and update the registers (including the PC in branch/jump instructions)
- In order to perform instruction and operand fetch operations at the same time we assume that the processor has separate instruction and data memories.
 - Memory-write operations are ignored in these examples.
 - This an exemplary pipelined CPU. More realistic examples are given in section "2.4.2 An Exemplary RISC Processor with Pipelining".

2.4.1 An (exemplary) instruction pipeline (cont'd)

A) Ideal Case: No branches, no operand dependencies in the program

Timing diagram for the exemplary instruction pipeline (ideal case):

Clock cycles Instructions (Tasks)	1	2	3	4	5	6	7
1	FI	DA	FO	EX			
2		FI	DA	FO	EX		
3			FI	DA	FO	EX	
4				FI	DA	FO	EX

First instruction has been completed.
4 cycles
Pipeline is full.

Just after one cycle
the second instruction
has been completed.

The first instruction has been completed in 4 cycles ($k=4$).

After 4th cycle, a new instruction is completed in each cycle.

If the number of the instructions approaches infinity, the completion time of an instruction approaches 1 cycle (slide 2.9 "Speedup").


2.4.1 An (exemplary) instruction pipeline (cont'd)

B) Pipeline Hazards (Conflicts)

B.1 Data Conflict (Operand dependency):

The operand of an instruction depends on the result of another instruction

Example :



To prevent the program from running incorrectly a solution mechanism must be applied.

For example; the pipeline can be stopped (stall) or NOP instruction can be inserted.

We will discuss possible solutions in the section "2.5 Pipeline Hazards (Conflicts) and Solutions".


2.4.1 An (exemplary) instruction pipeline (cont'd)

B.2 Control Hazards (Branches, Interrupts):

Because in a pipeline instructions are processed in parallel, during the process of a branch instruction the next instruction in the memory that should be actually skipped also enters the pipeline.

Here, a solution mechanism is necessary; otherwise the instruction(s) that should be skipped according to the program will also be executed.

Example:



During the process of the unconditional branch instruction JUMP, Instruction_3 is also fetched into the pipeline.

To prevent the program from running incorrectly the pipeline must be stopped (stall) or emptied before the Instruction_3 is executed.

a. Unconditional Branch

Clock cycles	Steps						
Instructions	1	2	3	4	5	6	7
Instruction 1	FI	DA	FO	EX			
Instruction 2 JUMP		FI	DA	FO	EX		
Instruction 3			FI	-	-		
Target Instr. 4						FI	DA

After decoding, the type of the instruction is determined: branch!

The branch address is taken (absolute or relative).

Updating the PC (program counter) PC = Target (Target of branch)

Hazard: This instruction is fetched unnecessarily. It must not be executed. It will (must) be discarded.

Branch penalty! It is necessary to stall or empty the pipeline.

The new instruction after branch operation (Target of branch)

After decoding (identification) of the unconditional branch instruction, one possible solution is to stop the "Fetch Instruction" stage (FI) of the pipeline. After the execution of the branch instruction the target address is written to the program counter (PC) and the pipeline is enabled to fetch new instructions.



b. Conditional Branch:

In the case of a conditional branch instruction there are two cases:
1. condition is false (branch is not taken), 2. condition is true (branch is taken)

b1. Conditional Branch (if the condition is false):

If the condition is not true, it is not necessary to stop or empty the pipeline, because the execution will continue with the next instruction.

Clock cycles	1	2	3	4	5	6
Instruction 1	FI	DA	FO	EX		
Conditional bra. 2		FI	DA	FO	EX	
Instruction 3			FI	DA	FO	EX

The previous instruction sets the conditions (flags).

PC is not changed. No branch.

The instruction following the branch is executed.

Without considering the condition next instruction is fetched.

No need to empty No branch penalty


Here, the problem is that the previous instruction must be executed to determine whether the condition is true or not.

If condition is false (branch is not taken) there is no branch penalty.

If condition is true a solution mechanism is necessary (next slides).



b2. Conditional Branch (if the condition is true):



The duration of the branch penalty depends on the number and the operations of the stages in the pipeline.


In this exemplary pipeline the branch penalty is 3 clock cycles, but in another type of a pipeline it can be different (2.5.3. Control Hazards).



2.4.2 An Exemplary RISC Processor with Pipelining

- Fixed-length instructions (commonly 32 bits).
It simplifies fetch and decode operations (advantage in pipelining).
- Most instructions are register to register. Only for load and store operations memory to register and register to memory instructions are necessary.
- Limited addressing modes.
- Some exemplary instructions:
 - ADD Rs1,Rs2,Rd $Rd \leftarrow Rs1 + Rs2$
 - ADD R3, R4, R12 $R12 \leftarrow R3 + R4$
 - ADD Rs,S2,Rd $Rd \leftarrow Rs + S2$ (S2: immediate data)
 - ADD R1, # \$1A, R2 $R2 \leftarrow R1 + \$1A$
 - LDL S2(Rs),Rd $Rd \leftarrow M[Rs + S2]$ Load long (32 bits)
 - LDL \$500(R4), R5 $R5 \leftarrow M[R4 + \$500]$
 - STL S2(Rs), Rm $M[Rs + S2] \leftarrow Rm$ Store long (32 bits)
 - STL \$504(R6), R7 $M[R6 + \$504] \leftarrow R7$
 - BRU Y $PC \leftarrow PC + Y$ Unconditional branch
 - BRU \$0A $PC \leftarrow PC + \$0A$ Branch relative (Y: Offset)
 - Bcc Y $If (cc) \text{ then } PC \leftarrow PC + Y$ Conditional branch
 - BGT \$0A $If \text{ greater, then } PC \leftarrow PC + \$0A$





Computer Architecture

Pipelined RISC Alternatives

There are different ways to design a pipelined RISC processors
For example;

- ARM7 has 3 stages
 - IF: Instruction fetch;
 - DR: Decode and read registers;
 - EX: ALU Operation; memory access (if necessary), write the result to the registers
- MIPS R3000 has 5 stages
- MIPS R4000 has 8 stages (superpipelined)
- ARM Cortex-A8 has 13 stages.

The diagram also includes a footer with the URL www.faculty.itu.edu.tr/buzluca, the Creative Commons license (CC BY-NC-ND), the year 2013-2018, the author Feza BUZLUCA, and the slide number 2.24.

An Exemplary 5-Stage RISC Pipeline

In this course, to explain the concepts, we will use an exemplary five stage RISC load-store architecture :

1. Instruction fetch (IF):

Get instruction from memory, increment PC. If instruction length is 4 bytes, $PC \leftarrow PC + 4$.

2. Instruction Decode, Read registers (DR)

Translate opcode into control signals and read registers

3. Execute (EX)


Perform ALU operation, compute jump/branch targets



4. Memory (ME)

Access memory if needed (only load/store instructions)

5. Write back (WB)

Update register file








Stage 3: Execute (EX)

- Read the control bits and data (offset/immediate, RA, RB) from the pipeline register (DR/EX).
- Perform ALU operation.
 ALU also calculates memory addresses for LOAD/STORE instructions.
 For example; `LDL $500(R4), R5` $R5 \leftarrow M[R4 + \$500]$
 The immediate value \$500 is added with the contents of R4 in the ALU.
- Compute target addresses for the branch instructions
 For example; `BGT $0A` *If greater, then* $PC \leftarrow PC + \$0A$
 In this exemplary processor, an additional adder is used for target address calculation.
- Decide if jump/branch should be taken (control bits, and flags from the ALU are used)
- Write the following data to the pipeline register. (EX/ME). Control bits
 - Result of the ALU (D) and flags (F)
 - RB for memory store operations (B)
 - Branch target address

Stage 3: Execute (EX)





Timing diagram for the exemplary RISC pipeline (ideal case):**Ideal Case:** No branches, no conflicts

Clock cycles	1	2	3	4	5	6	7	8
Instructions								
1	IF	DR	EX	ME	WB			
2		IF	DR	EX	ME	WB		
3			IF	DR	EX	ME	WB	
4				IF	DR	EX	ME	WB

First instruction has been completed.
5 cycles
Pipeline is full.

Just after one cycle the second instruction has been completed.

The first instruction has been completed in 5 cycles ($k = 5$).

After 5th cycle, a new instruction is completed in each cycle.

If the number of the instructions approaches infinity, the completion time of an instruction approaches 1 cycle (see slide 2.9 "Speedup").

IF and ME stages try to access the memory at the same time.

To solve the resource conflict problem, separate memories for instruction and data are used (Harvard architecture).

2.5 Pipeline Hazards (Conflicts) and Solutions

There are 3 types of hazards

1. Resource Conflict (Structural hazard):

A resource hazard occurs when two (or more) instructions that are already in the pipeline need the same resource (memory, functional unit).

2. Data Conflict (Hazard)

Data hazards occur when data is used before it is ready.

3. Control Hazards (Branch, Jump, Interrupt):

During the process of a branch instruction, the next instruction in the memory that should be actually skipped also enters the pipeline.

It is unknown which is **the target instruction** to be fetched into the pipeline, unless the CPU executes the branch instruction (updating the PC).

Conditional branch problem: Until the instruction that alters the flag values, is actually executed, it is impossible to determine whether the branch will be taken or not, because the flag values are unknown (greater?, equal?).

Stalling solves all these conflicts but it degrades the performance of the system.

There are more efficient solutions.

2.5.1. Resource Conflict (Structural hazard):

A resource hazard occurs when two (or more) instructions that are already in the pipeline need the same resource (memory, functional unit).

a) Memory conflict: An operand read to or write from memory cannot be performed in parallel with an instruction fetch.

Solutions:

- Instructions must be executed in serial rather than parallel for a portion of the pipeline (*stall*). (Performance drops.)
- Harvard architecture: Separate memories for instructions and data.
- Instruction queue or cache memory: There are times during the execution of an instruction when main memory is not being accessed. This time could be used to prefetch the next instruction and write it to a queue (instruction buffer).

b) Functional unit (ALU, FPU) conflict.

Solutions:

- Increasing available functional units and using multiple ALUs.

For example different ALUs can be used address calculation and data operations.

- Fully pipelining a functional unit (for example a floating point unit FPU)

2.5.2. Data Conflict (Hazard):

Data hazards occur when data is used before it is ready.

If the problem is not solved, the program may produce an incorrect result because of the use of pipelining.

Example:

ADD R1, R2, R3 $R3 \leftarrow R1 + R2$

SUB R3, R4, R5 $R5 \leftarrow R3 - R4$

Data dependency in the pipeline

Clock cycles	1	2	3	4	5	6
Instructions						
ADD R1,R2,R3	IF	DR	EX	ME	WB	
SUB R3,R4,R5		IF	DR	EX	ME	WB

Result of ADD is written to the register file (R3).

SUB reads R3 before it has been updated. R3 does not contain the result of the previous ADD instruction.

2.5.2. Data Conflict (cont'd):

There are three types of data hazards:

- **Read after write (RAW), or true dependency:** An instruction modifies a register or memory location and a succeeding instruction reads the data in that memory or register location.
A hazard occurs if the read takes place before the write operation is complete.
- **Write after read (WAR), or antidependency:** An instruction reads a register or memory location and a succeeding instruction writes to the location.
A hazard occurs if the write operation completes before the read operation takes place.
- **Write after write (WAW), or output dependency:** Two instructions both write to the same location.
A hazard occurs if the write operations take place in the reverse order of the intended sequence.

Solutions to Data Hazards:

A) Stalling, Hardware interlock (Hardware-based solution):

An additional hardware unit tracks all instructions (control bits) in the pipeline registers and stops (stalls) the instruction fetch (IF) stage of the pipeline when a hazard is detected.

The instruction that causes the hazard is delayed (is not fetched) until the conflict is solved.

Example:

Clock cycles	1	2	3	4	5	6	7	8	9
Instructions									
ADD R1,R2,R3	IF	DR	EX	ME	WB				
SUB R3,R4,R5		IF	-	-	-	DR	EX	ME	WB

First write to R3, then read it. Write and read Different clock cycles.

Data conflict is detected.
IF/DR.Rs1 = DR/EX.Rd

Pipeline is stalled.
3 clock cycles delay

Stalling the pipeline:

IF/DR register is disabled (no update).

Control bits of the NOOP (No Operation) instruction is inserted to the DR stage.

PC is not updated.


Solutions to Data Hazards (cont'd):

Fixing register file access hazard:

The register file can be accessed in the same cycle for reading and writing.

Data can be written in the first half of the cycle (rising edge) and read in the second half (falling edge).

This method reduces the waiting (stalling) time from 3 cycles to 2 cycles.




Solutions to Data Hazards (cont'd):

B) Operand forwarding (Bypassing) (Hardware-based):

An optional direct connection is established between the output of the EX stage (EX/ME register) and the inputs of the ALU.

A_Select and B_Select are controlled by the hazard detection unit of the pipeline. It selects either the value from the register file or the forwarded result (bypass) as the ALU input.



Operand forwarding (Bypassing) from EX/ME to ALU (cont'd):

If the hazard unit detects that the destination of the previous ALU operation is the same register as the source of the current ALU operation, control logic selects the forwarded result (bypass) as the ALU input rather than the value from the register.

Example:

	Clock cycles				
Instructions	1	2	3	4	5
ADD R1, R2, R3; $R3 \leftarrow R1 + R2$	IF	DR	EX	ME	WB
SUB R3, R4, R5; $R5 \leftarrow R3 - R4$		IF	DR	EX	ME

Previous value (not valid) of R3 is fetched.
This invalid value will **not be used** in the EX cycle.

The control unit of the pipeline selects the output of the previous ALU operation as the input, not the value that has been read in the DR stage ($A_Select = 0$).

If it is possible to solve the register conflict by forwarding it is not necessary to stall the pipeline.

The performance does not drop.

Solution to Load-use data hazard using Operand forwarding (Bypassing)**Load-use data hazard:**

Load instructions may also cause data hazards.

Example:

	Load-use data hazard					
Instructions	Clock cycles					
	1	2	3	4	5	6
LDL \$500(R4), R1 $R1 \leftarrow M[R4 + \$500]$	IF	DR	EX	ME	WB	
ADD R1, R2, R3 $R3 \leftarrow R1 + R2$		IF	DR	EX	ME	WB


Data from memory is written to the register file (R1).

ADD reads R1 before it has been updated.
The value in R1 is not valid.

Operand forwarding (Bypassing) from ME/WB to ALU:

To decrease the waiting time caused by load-use hazard an optional direct connection can be established between the output of the ME stage (ME/WB register) and the inputs of the ALU.

But one clock cycle delay is still needed.



Load_use data hazard (cont'd):

Solution with forwarding + 1 cycle stalling

Example:

Solution with forwarding (+stalling)

		Clock cycles						
Instructions		1	2	3	4	5	6	7
LDL	\$500(R4), R1	IF	DR	EX	ME	WB		
ADD	R1, R2, R3		IF	-	DR	EX	ME	WB

Previous value (not valid) of R1 is fetched. This invalid value will **not be used** in the EX cycle.

The control unit of the pipeline selects the forward path as the input, not the value that has been read in the DR stage.

Solutions to Data Hazards (cont'd):

C) Inserting NOOP (No Operation) instructions (Software-based):

The effect of this solution is similar to stalling.

The **compiler** inserts NOOP instructions between the instructions that cause data hazard.

Example:

Clock cycles	1	2	3	4	5	6	7	8
Instructions								
ADD R1,R2,R3	IF	DR	EX	ME	WB			
Inserted by the compiler								
NOOP		IF	DR	EX	ME	WB		
NOOP			IF	DR	EX	ME	WB	
SUB R3,R4,R5				IF	DR	EX	ME	WB

First write to R3 in the first half, then read it in the second half.

Because NOOP is a machine language instruction of the processor, it is processed in the pipeline as other instructions.

The performance drops, because of the delay caused by the NOOP instructions.

Solutions to Data Hazards (cont'd):

D) Optimized Solution (Software-based):

The **compiler** rearranges the program and moves certain instructions (if possible) between the instructions that cause data hazard.

This rearrangement must not change the algorithm, not cause new conflicts.

Example:

STL \$00(R6), R1 $M[R6 + \$00] \leftarrow R1$
 STL \$04(R6), R2 $M[R6 + \$04] \leftarrow R2$
 ADD R1, R2, R3 $R3 \leftarrow R1 + R2$
 SUB R3, R4, R5 $R5 \leftarrow R3 - R4$

Clock cycles	1	2	3	4	5	6	7	8
Instructions								
ADD R1,R2,R3	IF	DR	EX	ME	WB			
Moved by the compiler								
STL \$00(R6), R1		IF	DR	EX	ME	WB		
STL \$04(R6), R2			IF	DR	EX	ME	WB	
SUB R3,R4,R5				IF	DR	EX	ME	WB

Write to R3 in the first half, read it in the second half.

The performance is improved.

There is no delay caused by NOOP instructions (or stalling).

2.5.3. Control Hazards (Branches, Interrupts):

The exemplary RISC processor calculates the target address for the branch (jump) instructions in the Execution (EX) stage (slide 2.30).

The target address is written to the EX/ME pipeline register.

The branch decision is taken based on flags after the execution in the Memory (ME) stage (slide 2.30).

After the EX stage the result of the decision (PC_Select) and the target address are sent to the Stage 1 (IF).

In the IF stage, first the next instruction pointed by the PC is fetched then the PC is updated.

During these operations next instructions in sequence (not the target of branch) are fetched into the pipeline.

However, in case of the branch these instructions should be skipped.

In this case, either a hardware unit must empty the pipeline or compiler-based solutions (delayed branch) must be applied.

The unnecessary instructions must be stopped before they are processed in the WB stage.

The registers of the CPU are changed in the WB stage.

Conditional Branch Hazards:

Example:

100	SUB	R1, R2, R1	$R1 \leftarrow R1 - R2$
104	BGT	\$1C	Branch if greater (\$108 + \$1C = \$124 Target address)
108	ADD	R1, R1, R2	These instructions should be skipped if the branch is taken.
10C	ADD	R3, R4, R2	
110	STL	\$00(R5), R2	
114	LDL	\$0A(R6), R1	
...			
124	STL	\$00(R6), R2	Target of BGT

Remember; Bcc conditional branch instructions check the flag values obtained from the last ALU operation.

For example, BGT instruction checks the flags N (Negative) and V (Overflow).

Conditional Branch Hazards (cont'd):

Example (cont'd): If branch is taken

The target address ($\$108 + \$1C = \$124$) has been calculated in EX and written to the EX/ME register.

Branch decision is made (After EX). "Take the branch"

The target address is sent from EX/ME register to IF stage.

Instructions	IF	DR	EX	ME	WB					
SUB R1, R2, R1										
BGT \$1C		IF	DR	EX	ME	WB				
ADD R1, R1, R2			IF	DR	EX	ME	WB			
ADD R3, R4, R2				IF	DR	EX	ME	WB		
STL \$00(R5), R2					IF	DR	EX	ME	WB	
Target: STL \$00(R6), R2						IF	DR	EX	ME	WB

These instructions should be skipped.

The pipeline must be stalled emptied by hardware or a compiler-based solution must be applied.

PC is updated at the end of the IF.
PC ← \$124 (Target)

Target instruction of BGT is fetched.

In case of stalling, **branch penalty is 3 cycles** for this exemplary processor.

Conditional Branch Hazards (cont'd):

Example (cont'd): If branch is NOT taken

The target address ($\$108 + \$1C = \$124$) has been calculated in EX and written to the EX/ME register.

Branch decision is made (After EX). "NO branch"

The target address is sent from EX/ME register to IF stage.

Instructions	IF	DR	EX	ME	WB					
SUB R1, R2, R1										
BGT \$1C		IF	DR	EX	ME	WB				
ADD R1, R1, R2			IF	DR	EX	ME	WB			
ADD R3, R4, R2				IF	DR	EX	ME	WB		
STL \$00(R5), R2					IF	DR	EX	ME	WB	
LDL \$0A(R6), R1						IF	DR	EX	ME	WB

PC is updated at the end of the IF.
PC ← PC+1 (Next instruction)
Not the target address of the branch.

Next instruction in sequence.

If branch is not taken, there is no branch penalty.


Reducing the branch penalty:

Conditional branch:

Execute (EX) stage is modified.

Branch target address calculation and decision operations are performed in the EX stage end results are sent directly to the IF stage.

In case of stalling, we will have still 2 cycles branch penalty if the branch is taken.



Reducing the branch penalty (cont'd):

Conditional branch (cont'd) : If branch is taken

Example:

The target address ($\$108 + \$1C = \$124$) has been calculated. Branch decision has been taken (In EX).

The target address is sent to IF stage.

Instructions	IF	DR	EX	ME	WB				
SUB R1, R2, R1									
BGT \$1C									
ADD R1, R1, R2			IF	DR	EX	ME	WB		
ADD R3, R4, R2			IF	DR	EX	ME	WB		
Target: STL \$00(R6), R2					IF	DR	EX	ME	WB

The pipeline must be stalled emptied by hardware or a compiler-based solution must be applied.

PC is updated at the end of the IF.
PC ← \$124 (Target)

Target instruction of BGT is fetched.


In case of stalling, branch penalty is 2 cycles for this exemplary pipeline.

Reducing the branch penalty (cont'd):

Unconditional branch:

Because the flag values are not needed, the branch target address calculation can be moved into DR stage.

After this improvement, the **branch penalty** for unconditional branch instruction BRU is **1 cycle**.



Reducing the branch penalty (cont'd):

Unconditional branch (cont'd) :

Example:

The target address ($\$108 + \$1C = \$124$) has been calculated.

The target address is sent to IF stage.

Instructions	IF	DR	EX	ME	WB				
SUB R1, R2, R1									
BRU \$1C									
Should be skipped. ADD R1, R1, R2									
Target: STL \$00(R6), R2									

The pipeline must be stalled emptied by hardware or a compiler-based solution must be applied.

PC is updated at the end of the IF.
PC ← \$124 (Target)

Target instruction of BRU is fetched.

For unconditional branch instruction **branch penalty is 1 cycle** after moving the address calculation operation to the DR stage.


Solutions to Control (Branch) Hazards:

A) Stalling/flushing (hardware-based):

A hardware unit detects the hazards stalls the pipeline until the target instruction is fetched.

Can be applied both to unconditional and conditional branch hazards.

Example: Unconditional branch, target address calculation is in DR




Solutions to Control (Branch) Hazards (cont'd):

B) Inserting NOOP (No Operation) instructions (Software-based):

The **compiler** inserts NOOP instructions after the branch instruction.

The effect of this solution is similar to stalling.


Example: Unconditional branch, address calculation is in DR stage



B) Inserting NOOP (No Operation) instructions (cont'd):

The number of necessary NOOP instructions depend on the number of necessary stall cycles.

Example: Conditional branch; address calculation and branch decisions are in EX. In this case 2 stall cycles are necessary. Therefore, 2 NOOPs are inserted




Solutions to Control (Branch) Hazards (cont'd):

C) Optimized Solution (Software-based):

The compiler rearranges the program and moves certain instructions (if possible) after the branch instruction.

This rearrangement must not change the algorithm, not cause new conflicts.

Example: Unconditional branch, address calculation is in DR stage



If optimized solution is possible, there is **no branch penalty**.

C) Optimized Solution (cont'd):

The number of instructions to be moved depends on the number of necessary stall cycles.

This rearrangement must not change the algorithm, not cause new conflicts.

Example: Conditional branch, address calculation and branch decisions are in EX.

In this case 2 stall cycles are necessary. Therefore, 2 instructions must be moved after the branch instruction.

These 2 instructions
can be moved after
the branch instruction

0F8	LDL	\$00(R5), R7
0FC	ADD	R0, R7, R7
100	SUB	R1, R2, R1
104	BGT	\$1C
108	ADD	R1, R1, R2
10C	ADD	R3, R4, R2
110	STL	\$00(R5), R2
114	LDL	\$0A(R6), R1
...		
124	STL	\$00(R6), R2

Important points about changing the order of the instructions:

An instruction **from before** the branch can be placed just after the branch.

Branch (condition or address) must not depend on moved instruction.

This method (if possible) always improves the performance (compared to NOOP).

Especially, for **conditional branches**, this procedure must be applied carefully.

If the condition that is tested for the branch is altered by the immediately preceding instruction, then the compiler cannot move this instruction after the branch.

In this case NOOP can be inserted.

Other possibilities:

Compiler can select instructions to move

- **From branch target**

- Must be OK to execute moved instruction even if the branch is not taken
- Improves performance when branch is taken

- **From fall through (else)**

- Must be OK to execute moved instruction even if the branch is taken
- Improves performance when branch is not taken

Solutions to Control (Branch) Hazards (cont'd):**D) Branch Prediction:**

Remember; there are two main problems if there are branch/jump instructions in the program.

1. The target address of the branch is determined in the later stages of the pipeline.

Therefore **it is unknown which is the target instruction** to be fetched into the pipeline, unless the CPU calculates the branch instruction.

$PC \leftarrow PC + \text{offset}$

- a) If address calculation is in EX and result is sent from EX/ME register to IF stage (slide 2.30), branch penalty: 3 cycles.
- b) If address calculation is in EX and result is directly sent to IF stage (slide 2.51), branch penalty: 2 cycles.
- c) If address calculation is in DR and result is directly sent to IF stage (slide 2.53), branch penalty: 1 cycle (valid for unconditional branch/jump instructions).

Branch target table (slide 2.64) is used to solve this problem by determining the target address in advance.

The branch target table is cache memory in the IF stage that keeps the addresses of the branch instructions and their target addresses.

Two main problems if there are branch/jump instructions in the program (cont'd):

2. **Conditional branch** problem: Until the previous instruction is actually executed, it is impossible to determine whether the branch will be taken or not, because the values of the flags are unknown.

If branch is not taken $PC \leftarrow PC + 4$ (for the exemplary RISC processor)

If branch is taken $PC \leftarrow PC + \text{offset}$

- a) If branch decision logic is in ME stage (after EX) (slide 2.30), branch penalty: 3 cycles.
- b) If branch decision logic is in EX (slide 2.51), branch penalty: 2 cycles.

To solve this problem **prediction mechanisms** are used.

When a conditional branch is recognized, a branch prediction mechanism predicts whether the branch will be taken or not.

According to the prediction, either the next instruction in the memory or the target instruction of the branch is prefetched.

D) Branch Prediction (cont'd):

When a conditional branch is recognized, a branch prediction mechanism predicts whether the branch will be taken or not.

If the prediction was correct, there would not be a branch penalty.

In case of misprediction, the pipeline must be stopped and emptied.

There are two types of branch prediction mechanisms; **static** and **dynamic**.

Static branch prediction strategies:

- Always **predict not taken**: Always assumes that the branch will not be taken and fetches the next instruction in sequence.
- Always **predict taken**: Always predicts that the branch will be taken and fetches target instruction of the branch (Branch target table is necessary).

In case of misprediction stalling and flushing are necessary.

Studies analyzing program behavior have shown that conditional branches are taken more than 50% of the time.

Therefore; always prefetching from the branch target address should give better performance than always prefetching from the sequential path.

D) Branch Prediction (cont'd):**Target Instruction prefetch: Branch target table**

"Always predict taken" strategy: Always fetches target instruction of the branch. But it is **unknown which is the target instruction** to be fetched into the pipeline, unless the CPU calculates the branch instruction.

To determine the target of the branch in advance, the **branch target table** is used.

In the **branch target table**, addresses of the branch instructions and their target addresses (where they jump) are kept in a cache memory (*Cache is in chapter 6*).

There is a separate row for each branch instruction that has recently run.

The number of recent branch instructions stored is limited to the size of the table.

With the help of this buffer, the target instruction of the branch can be prefetched in the IF stage without calculating the branch address.

	Branch instruction addr.	Target address	Example:
One row for each branch instruction that has recently run.	\$A000	\$B000
			\$A000 BGT Target
		
		
			\$B000 Target ADD ...

D) Branch Prediction (cont'd):**Dynamic branch prediction strategies:**

Dynamic branch strategies record the history of all conditional branch instructions in the active program to predict whether the condition will be true or not.

One or more **prediction bits** (or counters) are associated with each conditional branch instruction in a program that reflect the recent history of the instruction.

These prediction bits are kept in a branch history table (slide 2.67) and they provide information about the branch history of the instruction (branch was taken or not in previous runs).

1-bit dynamic prediction scheme:

For each conditional branch instruction one **prediction bit (p_i)** is stored in the branch history table.

p_i is the prediction bit of the i^{th} conditional branch instruction.

The prediction bit only records whether the last execution of this instruction resulted in a branch or not.

If the branch was taken last time, the system predicts to take the branch next time.

Algorithm:

Fetch the i^{th} conditional branch instruction

If ($p_i = 0$) then predict **not to take** the branch, fetch the next instruction in sequence

If ($p_i = 1$) then predict **to take** the branch, prefetch the target instruction of the branch

If the branch is really taken then $p_i \leftarrow 1$

If the branch is not really taken then $p_i \leftarrow 0$

Branch target buffer and branch history table (BHT):


Prediction bits are kept in a high-speed memory location called branch history table (BHT).

In the BHT, for recent branch instructions of the current program, the address of the instruction, the target address and the state (prediction) bits are stored.

Each time a conditional branch instruction is executed the associated prediction bits are updated according to whether the branch is taken or not.

These prediction bits direct the pipeline control unit to make the decision the next time the branch instruction is encountered.

If the prediction is to "take the branch", with the help of the target buffer the target instruction of the branch can be prefetched without calculating the branch address.



www.faculty.itu.edu.tr/buzluca
www.buzluca.info



2013-2018 Feza BUZLUCA

2.67

Example: 1-bit dynamic prediction scheme and loops:

Prediction mechanisms are advantageous if there are loops in the program.

Example:

```

LOOP   counter ← 100      ; register or memory location
      ----                ; instructions in the loop
      ----
      Decrement counter
      BNZ LOOP           ; Branch if not zero (conditional branch, it has a p bit)
      ----                ; Next instruction after the loop

```

At the beginning the p bit of the BNZ is 1 (predict to take the branch).

In the first iteration (step) of the loop the prediction at BNZ will be correct and the pipeline will prefetch the correct instruction (beginning of the loop).

The p bit ($p=1$) is not changed until the last iteration of the loop.

In the last iteration of the loop p bit is still 1 and the prediction is to take the branch; but as the counter is zero, the program will not jump and continue with the next instruction following the branch (misprediction). p is cleared ($p \leftarrow 0$).

As a result, in a loop with 100 iterations, there are 99 correct predictions and only one incorrect prediction.

After the loop the p bit of the BNZ is 0, because branch is not taken in last step.

What if this loop runs again, because it is nested in another bigger loop?

www.faculty.itu.edu.tr/buzluca
www.buzluca.info




2013-2018 Feza BUZLUCA

2.68

**Problem with the 1-bit dynamic prediction scheme:
(Nested loops)**

Misprediction will occur **twice** for each use of the internal loop:
once in the first run, and once on exiting if the same loop is executed many times (nested).



Remember, in the previous example after exiting the loop the p bit of the internal BNZ LOOP was 0 ("don't take the branch") (p=0).

Now if the same loop runs again (2nd run), in the first iteration (step) the prediction about the BNZ will be "not to take the branch" (p=0).

But the program will jump to the beginning of the loop (first misprediction).

Now the p bit will be 1, because branch is taken (p ← 1).

Until the last iteration of the loop predictions will be correct.


In the last iteration of the loop there will be a misprediction like in the previous example (second misprediction).

2-bit Branch prediction scheme:

Two prediction bits are associated with each conditional branch instruction.


If the instruction is in states 11 and 10 predicts to take the branch.

If the instruction is in states 00 and 01 predicts not to take the branch.



In this scheme prediction is changed only if it gets misprediction **twice**.

Example: 2-bit Branch prediction




Saturating counter: Another 2-bit Branch prediction strategy

There are different ways of implementing the finite state machine for branch prediction strategies.

Saturating counter is another alternative.

If the instruction is in states 11 and 10 predicts to take the branch.

If the instruction is in states 00 and 01 predicts not to take the branch.



Problem:**Example:**

A CPU has an instruction pipeline, where hardware-based mechanisms are used to solve branch hazards.

This CPU runs the given piece of code below that includes two nested loops.

```

-----> LOOP1      Counter1 ← 10
                   -----                ; Any instruction
                   Counter2 ← 10
                   -----                ; Any instruction
                   -----                ; Any instruction
                   Counter2 ← Counter2 - 1
                   -----                ; Branch if not zero
                   -----                ; Instruction after loop2
                   -----> LOOP2
                   Counter1 ← Counter1 - 1
                   -----                ; Branch if not zero
                   -----                ; Instruction after loop1
                   BNZ LOOP1
                   -----

```

Give the number of correct predictions and mispredictions for two branch instructions (BNZ) in the given piece of code, if different branch prediction mechanisms are used. Briefly explain your results.

Solution:**a. Static prediction**

i) Always predict taken

BNZ LOOP1: There is a misprediction only in the last iteration (exit). Other predictions are correct.

Correct: 9 Incorrect: 1

BNZ LOOP2: There is a misprediction only in the last iteration (exit). Other predictions are correct.

Correct : $10 \times 9 = 90$ Incorrect : $10 \times 1 = 10$

Total: Correct: 99 Incorrect: 11

ii) Always predict not taken

BNZ LOOP1: There is a correct prediction only in the last iteration (exit). Other predictions are incorrect.

Correct : 1 Incorrect : 9

BNZ LOOP2: There is a correct prediction only in the last iteration (exit). Other predictions are incorrect.

Correct : $10 \times 1 = 10$ Incorrect : $10 \times 9 = 90$

Total: Correct : 11 Incorrect : 99

Solution (cont'd):**b. Dynamic prediction with one bit**

Attention: Different prediction bits are used for each branch instruction (Slides 2.66, 2.67).

i) Initial decision is to take the branch

BNZ LOOP1:

There is a misprediction only in the last iteration (exit). Other predictions are correct.

Correct: 9

Incorrect: 1

BNZ LOOP2:

In the first run of the loop there is a misprediction only in the last iteration (exit). Other predictions are correct.

After the first run, prediction bit "p" changes to "not to take the branch". Therefore, in the 2.-10. runs there are mispredictions both in the first and last iterations (Slide 2.69).

Correct: $9 + 9 \times 8 = 81$

Incorrect: $1 + 9 \times 2 = 19$

Total: Correct: 90

Incorrect: 20

b. Dynamic prediction with one bit (cont'd):

ii) Initial decision is NOT to take the branch

BNZ LOOP1:

There are mispredictions in the first and last iterations. Other predictions are correct.

Correct: 8

Incorrect: 2

BNZ LOOP2:

There are mispredictions in the first and last iterations. Other predictions are correct.

Correct: $10 \times 8 = 80$

Incorrect: $10 \times 2 = 20$

Total: Correct: 88

Incorrect: 22

c. Dynamic prediction with two bits:

i) Initial decision is to take the branch

BNZ LOOP1: There is a misprediction only in the last iteration (exit). Other predictions are correct.

Correct: 9 Incorrect: 1

BNZ LOOP2: There is a misprediction only in the last iteration (exit). Other predictions are correct.

Correct: $10 \times 9 = 90$ Incorrect: $10 \times 1 = 10$ **Total: Correct: 99 Incorrect: 11**

ii) Initial decision is NOT to take the branch

BNZ LOOP1: There are mispredictions in the first, second and last iterations. Remember, in this mechanism the decision is changed after two mispredictions.

Correct: 7 Incorrect: 3

BNZ LOOP2: In the first run, there are mispredictions in the first, second and last iterations. After the first run the decision is still "to take the branch". Therefore, in the 2.-10. runs there will be a misprediction only in the last iteration.

Correct: $7 + 9 \times 9 = 88$ Incorrect: $3 + 9 \times 1 = 12$ **Total: Correct: 95 Incorrect: 15**