




Computer Architecture					
1. Programmed I/O cont'd:					
Disadvantage:					
The main disadvantage of this technique is the busy-waiting of the CPU while checking the status of the I/O units.					
The CPU performs both I/O operations:					
a) Checking the status of the I/O units.					
While checking the status, the CPU cannot run other programs (busy-waiting).					
b) Data transfer is also performed by the CPU (The data goes over the CPU).					
Advantage:					
 This technique is simple. Additional hardware units are not necessary. When the CPU does not have any tasks other than performing I/O operations or 					
 If the CPU cannot execute another program without performing the I/O operation, 					
then busy-waiting is not a problem.					
For such systems, programmed I/O is a simple and suitable technique for I/O operations.					
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info 2013 - 2020 Feza BUZLUCA 3.6					


Computer Architecture License: <u>https://creativecommons.org/licenses/by-nc-nd/4.0/</u>	Computer Architecture			
 Interrupt-Driven I/O: In the interrupt-driven technique, the CPU sets the I/O interface to send an interrupt request if it is ready. 	3. Direct Memory Access (DMA): In the programmed and interrupt-driven techniques, the CPU is responsible for			
Advantage:	transferring data between memory and I/O interfaces. The CPU must execute a number of instructions for each I/O transfer.			
The CPU does not need to check the status continuously. The "busy- waiting" problem does not exist. The CPU can run other programs while the I/O interface is receiving data from or sending to a peripheral. The I/O interface will then interrupt the processor to request service when it is ready to exchange data with the CPU. The processor interrupts its current program, runs the interrupt service routine in which the data transfer is executed, and then resumes its former processing. In this technique, the CPU does not check the status, but it is still the responsibility of the processor to perform the data transfer. Disadvantage: Interrupt processing has its own overhead (saving the return address, program status, and registers, as well as performing some other operations) (Section 4). At the end of the service routine, return address and program status are read. Interrupt-driven I/O is <u>not</u> suitable for applications where I/O operations are performed very frequently.	The direct memory access (DMA) technique involves an additional hardware module on the system bus, called the DMA controller (DMAC). The DMAC is capable of acting as the CPU and of taking over control of the system bus from the processor. When the CPU needs to read or write a block of data, it initializes the DMAC by sending the necessary information (address, size, transfer mode etc.). Thus, it delegates responsibility for the I/O operation to the DMAC. The CPU can continue with its other programs during the transfer of data. The data does not go through the CPU. The DMAC uses the system bus only when the processor does not need it, or it must force the processor to suspend the bus operations temporarily. The DMA technique is suitable for applications where large volumes of data are transferred and I/O operations are performed very frequently. An additional hardware module (DMAC) is necessary. DMA is explained in Section 5.			


Computer Architecture Summary of Data Transfer Modes:						
		ole for checking the status of for transferring the data.				
Task Method	Check the status of the I/O interface	Data transfer between I/O interface and memory				
Programmed I/O:	CPU (Program)	CPU (Program)				
Interrupt driven I/O:	Interrupt Mechanism	CPU (ISR)				
Direct Memory Access:	DMAC	DMAC				
Sheet Menory Access.	DMAC	DMAC				
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info		2013 - 2020 Feza BUZLUCA 3.9				












A device that is


accessed using

Synchronous

device DTACK is not used


Computer Architecture Computer Architecture MC68000 - Memory (I/O Interface) Connection Control Signals of MC68000 used for memory access AS' (Address Strobe): It is asserted (active low) by the processor to The MC68000 accesses memory (and I/O interfaces) using the asynchronous indicate that a valid memory address exists on the address bus. handshaking mechanism. It can also act like a processor of the 68xx family and perform a synchronous bus It starts the bus cycle. First handshaking signal. operation that starts with a strobe (VMA). UDS' (Upper Data Strobe) and LDS' (Lower Data Strobe): They determine the size of the data being accessed (word or byte). Address Address1 CS Memory Word: Both are asserted (low). ĀS asynchronous handshaking mechanism Address or Byte (odd address): LDS' asserted, D0-D7 used Address2 Decoder T/O UDS,LDS Interface Byte (even address): UDS' asserted, D8-D15 used DTACK • DTACK' (Data Transfer Acknowledge): Handshaking input pin of 68000 DTACK (* Handshake signal generated by the device (memory/interface) being If the device itself (memory) 68000 accessed indicates that the data bus contents are valid and that the 68000 From other asynchronous Delay cannot generate the DTACK signal. The delay depends on memory may proceed with the data transfer. VPA devices access time VPA' (Valid Peripheral Address): This input informs the 68k that it has addressed a 6800 peripheral and that the data transfer should be synchronized with the E clock. Memory CS or Decode . If VPA' is asserted during a bus operation (AS' is active), the 68000 acts like a $68 \times x$ and uses VMA and E signals to access the peripheral. I/0 VMA Interface http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info 080 http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info <u>@0</u>90 2013 - 2020 Feza BUZLUCA 3.15 2013 - 2020 Feza BUZLUCA 3.16







Computer Architecture

Avoiding Infinite Waiting MC68000 has an exception input called BERR' (Bus Error) that can be asserted by an external logic if an error in the current bus cycle is detected. If this input is asserted (active 0) the 68000 terminates the current bus cycle, saves the current status into the stack (accessed address, current instruction etc.), and jumps to an exception handler program. BERR' will be explained in the chapter "Exceptions". To avoid infinite waiting a counter can be connected to the BERR' as shown below: If the bus cycle takes (AS' stays active) longer than expected, $\ensuremath{\mathsf{BERR}}\xspace$ is asserted. ĀS If no bus (AS'=1) operation the counter is cleared. I CLR E (enable) Vcc 1 a BERR Continuously 4-bit 68000 Counter enabled CLK 1 Mhz In this example: Counts up to 10 (1010) (10µs) http://akademi.itu.edu.tr/en/b <u>@08</u>0 2013 - 2020 Feza BUZLUCA 3.19







Computer Ar	chitectu	ire					
Function (ode	Outputs	in MC68000				
MC68000	has 3	outputs	that indicate the type of	f the o	perations:		
Function C	odes	Outputs	FC2, FC1, FC0.				
These out	outs q	et valid	values in each bus cycle (when /	AS' is asserted) and		
indicate the type of the operation. FC2 FC1 FC0 Description:		Description:		and supervisor modes are ined in section 4.5.1 <i>Privilege</i>			
0	0	0	Undefined (Reserved)	. ///	- N-+-)		
0	0 1	0	User Mode, Data access (User Data) User Mode, Program access (User Program) Undefined (Reserved) Undefined (Reserved) Supervisor Mode, Data access (Supervisor Data) Supervisor Mode, Program access (Supervisor Program) Interrupt Acknowledge				
0	1	1					
1	ò	ò					
1	ō	1					
1	1	0					
1	1	1					
These outp	uts co	in be use	ed in address decoding.				
			vices and memory address issed only in supervisor m		be restricted. These		
 Separate 	e men	ory spa	ces can be created for pr	ogram	s and data.		
http://akadem			@ 00	90	2013 - 2020 Feza BUZLUCA 3.23		

