



Computer Architecture					
Addresses and memories: (cont'd)	Process A's Address space	Process B's Address space			
 Portions of the process address space are scattered about physical memory and are likely to be not contiguous at all (data not currently being used is on disk). 	on disk on disk on disk	y on disk			
 The operating system maintains a map (table for each address space to determine the re location of data: the data can be on disk or physical memory (at which address?). The process is unaware of where in the system (disk/memory) any particular portion of its address space is being held 	2) al in Physical (Aain)			
 Each running process generates addresses a itself (as if the computer offers an extreme 	s if it has the entire mo ely large and linear mer	, achine to 10ry).			
Main advantages:					
 The job of the programmer and compiler is simplified, because no details of the hardware or memory organization are necessary to build a program. The program can be compiled independently from the properties of the physical 					
memory.	11 out 110 bi -F				
http://akademi.itu.edu.tr/en/buzluca	2013 - 2020 Feza BL	JZLUCA 8.3			

Computer Architecture					
8.1 Paged Mapping:					
 To benefit from spatial locality and to transfer data using a DMAC (or IOP), data is moved between the disk and main memory in the form of pages. 					
 Virtual memory (address space) is divided into fixed-size pages. 					
 Main memory is divided into blocks (page frames - PF), each of which is equal in size to a page. 					
Page siz	e: 2 ^r				
Address	space: 2 ⁿ	Number of pages: 2 ¹	o, p = n - r		
Memory	space: 2 ^m	Number of block: 2b	, b = m - r		
Vi	rtual Memor	ry: Ma	in (physical) Memory:		
	Page 0]2' words.	Block 0 (PF) - 2r words		
A page of virtual memory can be	Page 1	· · · · · · · · · · · · · · · · · · ·	Block 1		
located in any	:	Total:	: 2 ^m words		
frame) of main memory	:	2" words	Block 2 ^{m-r} -1		
	Page 2 ^p -1		page frame		
Virtual memory:	2 ^(n-r) = 2 ^p pc	ages. $2^{(m-r)} = 2$	^b blocks (page frames)		
http://akademi.itu.edu.tr/en	/buzluca	080	2013 - 2020 Feza BUZLUCA 8.4		









Computer Architecture Shared Memory: • Normally, address spaces of two processes are protected from each other. The shared memory mechanism allows two address spaces to intersect at some points to provide interprocess communication. Shared pages map to the same physical page. The same page frame number is placed for the shared page in the page tables of the two processes sharing that page. Two different virtual addresses map to the same physical address. Address Space Page Table of of Process A Process A Address Space Page Table of of Process B Process B Memory Space Shared bage Shared Shared page pages Physical memory <u>@08</u>0 2013 - 2020 Feza BUZLUCA 8.9 .tr/en/b



Computer Architecture					
	Speeding Up Address Translation (Translation Lookaside Buffer - TLB) :				
•	Because of the lookup in the page table, each "virtual address – physical address" translation requires an extra memory access.				
	1. Access to page table to get the PF number				
	2. Access to physical memory				
•	To make the translation faster, the most frequently used pages (locality!) and their descriptors (main memory block number and access rights) are stored in an associative memory (cached), called the Translation Lookaside Buffer (TLB). (Silde 8.11)				
•	When a virtual address is generated, the hardware searches the TLB for the virtual address's mapping.				
	 If the mapping exists in the TLB, the hardware can translate the address without using the page table (faster). 				
	 Otherwise (TLB miss), the necessary mapping information is obtained from the page table and loaded into the TLB. 				
•	When the TLB is full, a replacement algorithm must be used (such as FIFO or LRU).				

<u>@08</u>0

2013 - 2020 Feza BUZLUCA 8.10

ttp://akademi.itu.edu.tr/en/buzluca ttp://www.buzluca.info

Computer Architecture Page Replacement

rage Replacement
If the referenced page is not currently in main memory and all blocks of the memory are occupied, then a block in main memory must be replaced with a page from virtual memory according to a page replacement algorithm.
LRU (Least Recently Used) associates "aging counters" with each page (block) residing in main memory. Algorithm:
When a page is referenced, its counter is cleared.
Only the counters of the pages that have lower values than that of the referenced page are incremented.
When a replacement is necessary, the page with the highest counter value is replaced; the new page is brought into main memory, its counter is cleared, and counters of other pages are incremented.
Example: Referenced page numbers: 0, 1, 2, 3, 0, 3, 4, 5 Main memory has 4 blocks. We need 2-bit counters.

Computer Architecture License: https://creativecommons.org/licenses/by-nc-nd/4.0/	Computer Architecture			
 Fragmentation Reminder: To benefit from spatial locality and to use the DMAC, the data are transferred in the form of pages. 	 8.2 Segmented and Paged Mapping (Paged Segmentation): The virtual address space is divided into logical, variable-length units, called 			
 The virtual address space of a process is divided into fixed-size pages, resulting in potential internal fragmentation when the last page is copied into memory. 	 segments. Each segment may have a different number of pages. A segment corresponds to a logical part of a program, such as an entire 			
 The process may not use the entire page. 	program, a subroutine, or an array.			
 For example, in a system with a page size of 1K words, a process with a size of (5K words + 1 word) will occupy 6 pages. 	 Segmentation supports the sharing and protection on logical parts of programs (segments), both of which are very difficult to do with paging. The logical address is divided into three fields: 			
 Actually, the last page contains only 1 word of data, but it will be copied as an entire page to main memory, and it will occupy an entire block there. 				
 No other process may use this block. 				
 It might also happen that the process itself requires less than one page in its entirety, but it must occupy an entire block when copied to memory. 	Logical address: Segment Num. Page Num. word (offset) s bits p bits r bits			
 In paged systems, pages are not partitioned into smaller chunks; they are always transferred as a whole. 	Properties of the system:			
 The problem that some space in a page cannot be used is called internal fragmentation. 	Logical adaress space: 2 Words Number of Segments: 2 ^S Number of pages in a segment: Between 1 and 2 ^p Size of a page: 2 ^r words			
 Besides, some processes may not need the entire address space. Therefore, they do not use all 2^p lines of the page table. 				
http://akademi.itu.edu.tr/en/buzluca 2013 - 2020 Feza BUZLUCA 8.13	http://akademi.itu.edu.tr/en/buzluca constrainto const			



Computer Architecture

Speeding Up Address Translation (Translation Lookaside Buffer - TLB):

- Each "logical address physical address" translation requires two extra memory access because of two tables.
- To make the translation faster, the most frequently used segments, their pages (locality!), and related information (physical block number and access rights) are stored in an associative memory (cached), called the Translation Lookaside Buffer (TLB).
- The TLB is the cache memory for the segment and page tables.



Computer Architecture

8.3 Putting It All Together: Paged Segmentation, TLB, Cache Memory

- 1. The CPU generates the logical address: s, p, w (segment, page, word).
- 2. The TLB is searched for the (s, p) pair of the logical address.
- a) If the (s, p) pair matches a tag in the TLB and access rights allow access
 Retrieve the physical block number from the TLB, and form the physical address.
 - Search for the data in cache memory (see step 3).
 - If LRU is used, update the aging counters in the TLB.
- b) If the searched (s, p) pair is not in the TLB
 - Retrieve the starting address of page table from the segment table using s.
 Search in the page table for the referenced page number p.
 - i. If the page is in main memory
 - Retrieve the physical block number from the PT, and form the physical address.
 - Search for the data in cache memory (see step 3).
 - Update the TLB: Place new s, p, and Physical Block Num. info into the TLB; perform replacement if necessary.
 - If LRU is used, update the aging counters in the PT.

ttp://akademi.itu.edu.tr/en/buzluca ttp://www.buzluca.info 2013 - 2020 Feza BUZLUCA 8.17

Computer Architecture					
b) If the searched (s, p) pair is not in the TLB (cont'd)					
ii. If the page is not in main memory					
- A page fault occurs.					
 Bring the referenced page is to physical memory. 					
- Update the page table: Address, counters.					
- Form the physical address.					
- Search for the data in cache memory (see step 3).					
 Update the TLB: Place new s and p info into the TLB; perform replacement if necessary. 					
 Using the physical address, the referenced data is searched for in cache memory according to the mapping technique used (set-associative or direct). a) If the data is in cache memory 					
- Read the data from cache memory.					
- If LRU is used, update the counters in the cache.					
b) If the data is not in cache memory					
- Read the data from main memory.					
- Transfer the block containing the data from main memory to cache.					
- Update counters in the cache.					
http://akademi.itu.edu.tr/en/buzluca 60000 2013 - 2020 Feza BUZLUCA 8.18					