## Computer Architecture

## Appendix B: RISC (Reduced Instruction Set Computer) Processors: RISC Features:

- Relatively small set of simple instructions
- Relatively few, simple addressing modes
- Fixed-length, easily decoded instruction format
- No instructions that operate directly on memory, all operations performed
- within internal registers of the CPU.
- Memory access only for load/store instructions (load-store architecture).
- One instruction per clock cycle (owing to pipelining)
- Hardwired rather than microprogrammed control unit

## Other Characteristics:

Not all of the features listed below are included in all RISC processors, and CISC processors may also include some of these features:

- A large number of registers (128-256) (Register File)
- Use of overlapped register windows to speed up procedure call and return
- Instruction pipeline that can be optimized for instructions
- Harvard architecture
- Compiler support for efficient translation of high-level language programs into machine language programs

www.akademi.itu.edu.tr/en/buzluca

## Overlapped Register Windows: Without needing a stack (memory access), this structure is used in procedure calls • to provide passing of parameters and • to avoid the need for saving and restoring register values. Even though the processor has many registers, the programmer can only use a limited number of these at any given moment. This set of registers that can be active at any given time are called a window. When the program calls (and returns from) a subroutine, the window changes. Thus, the programmer accesses different registers. Windows for adjacent procedures have overlapping registers that are shared to provide the passing of parameters and results. Local registers are used for local variables of the procedures. If there are n registers in a window, when writing programs, only registers R0 through Rn-1 are used. However, as the window changes, these numbers correspond to different physical registers. Not all RISC processors use this structure (e.g., the MIPS processor does not). w.akademi.itu.edu.tr/en/buzluca © 2005-2022 Feza BUZLUCA B.2

Computer Architecture

B.1

© 2005-2022 Feza BUZLUCA

| Computer Architecture                                                                       |                                                      |                                                           |                                                                                                                                                                                                                                          |  |
|---------------------------------------------------------------------------------------------|------------------------------------------------------|-----------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| registers, sc<br>In programs<br>correspondi<br>In A, when t<br>the processo<br>In B, when t | o at any<br>s, only R<br>ng to dit<br>he prog<br>or. | given time,<br>0-R4 are uso<br>fferent regi<br>rammer rea | essor has 8 registers. However, a window has 5<br>only 5 of these can be active.<br>ed, but as the window changes, these end up<br>isters.<br>ches R0, the programmer has reached R0 of<br>ches R0, the programmer has reached R3 of the |  |
| processor.<br>Local<br>Registers<br>of B                                                    | R7<br>R6<br>R5                                       | BR4<br>BR3<br>BR2                                         | window of procedure B (called program)                                                                                                                                                                                                   |  |
| Shared<br>registers<br>R3 BR0 AR3                                                           | windows of procedure A (main program)                |                                                           |                                                                                                                                                                                                                                          |  |
| Local<br>Registers<br>of A                                                                  | R1<br>R0                                             | AR2<br>AR1<br>AR0                                         | (caller)                                                                                                                                                                                                                                 |  |
| There are also global registers with fixed numbers that all procedures access.              |                                                      |                                                           |                                                                                                                                                                                                                                          |  |
| www.akademi.itu.edu.tr/<br>www.buzluca.info                                                 | /en/buzluca                                          |                                                           | © 2005-2022 Feza BUZLUCA B.3                                                                                                                                                                                                             |  |

| Computer Architecture                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                              |  |  |  |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--|--|--|
| Determining the number of registers:   G : Number of global registers   L : Number of local registers in each window   C : Number of registers common to two windows   W : Number of windows   Window size = L + 2C + G (2*C because there are registers in common with the lower and upper window.)   Number of registers = (L+C)W + G                                                                                                                                                |                              |  |  |  |
| The window structure is arranged in a circular fashion.<br>If the processor has 4 windows, when the 4th procedure calls a 5th procedure,<br>the 1st window (the oldest window, the one furthest back in the call nesting) is<br>saved to memory.<br>Then, the 1st window is used by the 5th procedure.<br>When returning, the data in memory is restored to the relevant window.<br><b>Example:</b><br>In the next example, we give the register structure of a processor with a total |                              |  |  |  |
| of 74 registers and a windows size of 32 registers which supports procedure calls to a nesting depth of 4.                                                                                                                                                                                                                                                                                                                                                                             |                              |  |  |  |
| In this example, we assume that as procedures are called, subsequent windows<br>are allocated registers with higher numbers. In real processors (RISC 1,<br>SPARC), subsequent windows are allocated registers with lower numbers.                                                                                                                                                                                                                                                     |                              |  |  |  |
| www.akademi.itu.edu.tr/en/buzluca<br>www.buzluca.info                                                                                                                                                                                                                                                                                                                                                                                                                                  | © 2005-2022 Feza BUZLUCA B.4 |  |  |  |

| Computer Architecture                         |                                                     |                                                                                                   |     |  |
|-----------------------------------------------|-----------------------------------------------------|---------------------------------------------------------------------------------------------------|-----|--|
| Example:                                      |                                                     |                                                                                                   |     |  |
| Total of 74 regis                             | sters                                               |                                                                                                   |     |  |
| Global registers                              | : G = 10 (R0-R9) (commo                             | on to all procedures)                                                                             |     |  |
| R10-R73                                       | : 64 registers divided int<br>procedures A-D. (W=4) | o FOUR windows to accommodate                                                                     |     |  |
| Local registers                               | : L = 10                                            |                                                                                                   |     |  |
| Common register                               | s: 2*C = 6 + 6 =12                                  |                                                                                                   |     |  |
| Window size                                   | : L + 2C + G = 32 reg.                              |                                                                                                   |     |  |
| assembly language<br>Based on the loca        | e, each procedure uses regis                        | n a window, when writing a program<br>ter numbers R0 — R31.<br>ımbers correspond to different phy |     |  |
| registers.                                    |                                                     |                                                                                                   |     |  |
| See: exemplary program in B.13                |                                                     |                                                                                                   |     |  |
|                                               |                                                     |                                                                                                   |     |  |
|                                               |                                                     |                                                                                                   |     |  |
|                                               |                                                     |                                                                                                   |     |  |
| www.akademi.itu.edu.tr/en<br>www.buzluca.info | buzluca                                             | © 2005-2022 Feza BUZLUCA                                                                          | B.5 |  |





| Computer Architecture                                                                                                                                                                                                                                |                                                                          |             |                                     |     |  |  |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|-------------|-------------------------------------|-----|--|--|
|                                                                                                                                                                                                                                                      | Usage of Berkeley RISC I Instructions                                    |             |                                     |     |  |  |
| Register RO contains all O's, so it can be used in any field to specify a zero<br>quantity. By using register RO, which always contains O's (zeros), it is possible to<br>transfer the contents of one register or a constant into another register. |                                                                          |             |                                     |     |  |  |
| ADD                                                                                                                                                                                                                                                  | R0, R21, R22                                                             | R22←R21     | (Move)                              |     |  |  |
| ADD                                                                                                                                                                                                                                                  | R0, #150, R22                                                            | R22←150     | (Immediate load)                    |     |  |  |
| ADD                                                                                                                                                                                                                                                  | R22, #1, R22                                                             | R22←R22 +1  | (Increment)                         |     |  |  |
| The lo                                                                                                                                                                                                                                               | The load and store instructions move data between a register and memory. |             |                                     |     |  |  |
| LDL                                                                                                                                                                                                                                                  | (R22)#150,R5                                                             | R5←M[R22 +1 | 50] Load long: 32-bit data transfer |     |  |  |
| LDL                                                                                                                                                                                                                                                  | (R22)#0,R5                                                               | R5←M[R22]   |                                     |     |  |  |
| LDL                                                                                                                                                                                                                                                  | (R0)#500,R5                                                              | R5←M[500]   |                                     |     |  |  |
|                                                                                                                                                                                                                                                      |                                                                          |             |                                     |     |  |  |
|                                                                                                                                                                                                                                                      |                                                                          |             |                                     |     |  |  |
| www.akad<br>www.buzlu                                                                                                                                                                                                                                | emi.itu.edu.tr/en/buzluca<br>ica.info                                    |             | © 2005-2022 Feza BUZLUCA            | B.9 |  |  |

| N           |                     | et of Berkeley RISC I            |  |
|-------------|---------------------|----------------------------------|--|
| Data manipu | lation instructions |                                  |  |
| Opcode      | Operands            | Register Transfer                |  |
| ADD         | Rs,S2,Rd            | $Rd \leftarrow Rs + S2$          |  |
| ADDC        | Rs,S2,Rd            | $Rd \leftarrow Rs + S2 + carry$  |  |
| SUB         | Rs,S2,Rd            | $Rd \leftarrow Rs$ - S2          |  |
| SUBC        | Rs,S2,Rd            | $Rd \leftarrow Rs$ - S2 - carry  |  |
| SUBR        | Rs,S2,Rd            | $Rd \leftarrow S2 - Rs$          |  |
| SUBCR       | Rs,S2,Rd            | $Rd \leftarrow S2 - Rs - carry$  |  |
| AND         | Rs,S2,Rd            | $Rd \leftarrow Rs \land S2$      |  |
| OR          | Rs,S2,Rd            | $Rd \leftarrow Rs \lor S2$       |  |
| XOR         | Rs,S2,Rd            | $Rd \leftarrow Rs \oplus S2$     |  |
| SLL         | Rs,S2,Rd            | $Rd \leftarrow Rs$ shifted by S2 |  |
| SRL         | Rs,S2,Rd            | $Rd \leftarrow Rs$ shifted by S2 |  |
| SRA         | Rs,S2,Rd            | $Rd \leftarrow Rs$ shifted by S2 |  |
|             |                     |                                  |  |

| Computer Architec                       |              |                            |                       |
|-----------------------------------------|--------------|----------------------------|-----------------------|
| Opcode                                  | Operands     | Register Transfer          | Description           |
| LDL                                     | (Rs)S2,Rd    | $Rd \leftarrow M[Rs + S2]$ | Long load             |
| LDSU                                    | (Rs)S2,Rd    | $Rd \leftarrow M[Rs + S2]$ | Short unsigned        |
| LDSS                                    | (Rs)S2,Rd    | $Rd \leftarrow M[Rs + S2]$ | Short signed          |
| LDBU                                    | (Rs)S2,Rd    | $Rd \leftarrow M[Rs + S2]$ | Byte unsigned         |
| LDBS                                    | (Rs)S2,Rd    | $Rd \leftarrow M[Rs + S2]$ | Byte signed           |
| LDHI                                    | Y,Rd         | $Rd \leftarrow Y$          | Immediate high        |
| STL                                     | (Rs)S2, Rm   | $M[Rs + S2] \leftarrow Rm$ | Store load            |
| STS                                     | (Rs)S2, Rm   |                            |                       |
| STB                                     | (Rs)S2, Rm   |                            |                       |
| GETPSW                                  | Rd           | Rd ← PSW                   | Load status word      |
| PUTPSW                                  | Rd           | $PSW \leftarrow Rd$        | Set status word       |
| ww.akademi.itu.edu.t<br>ww.buzluca.info | r/en/buzluca | @ 2001                     | 5-2022 Feza BUZLUCA B |

| Opcode                                                                                                                                                                                                                                                                                                                       | Operands    | Register Transfer                                                                                                                        | Description                  |  |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--|
| JMP                                                                                                                                                                                                                                                                                                                          | COND,S2(Rs) | $PC \leftarrow Rs + S2$                                                                                                                  | Absolute (direct) addressing |  |
| JMPR                                                                                                                                                                                                                                                                                                                         | COND,Y      | $PC \leftarrow PC + Y$                                                                                                                   | Relative                     |  |
| CALL                                                                                                                                                                                                                                                                                                                         | S2(Rs),Rd   | $\textit{Rd} \leftarrow \textit{PC}$<br>$\textit{PC} \leftarrow \textit{Rs} + \textit{S2}$<br>$\bigcirc () \land CWP \leftarrow CWP - 1$ | Current window pointer       |  |
| CALLR                                                                                                                                                                                                                                                                                                                        | Y,Rd        | Rd ← PC<br>PC ← PC + Y<br>CWP ← CWP -1                                                                                                   | Relative                     |  |
| RET                                                                                                                                                                                                                                                                                                                          | (Rd)S2      | $PC \leftarrow Rd + S2$<br>$CWP \leftarrow CWP + 1$                                                                                      |                              |  |
| In the Berkeley RISC I processor, every time the program calls a new procedure,<br>the current window pointer (CWP) is decremented by one to point to the next-<br>lower register window.<br>Thus, the main program (process A) uses the registers with the highest numbers<br>(R116-R137) and the global registers (R0-R9). |             |                                                                                                                                          |                              |  |

| Computer Architect               | Computer Architecture                                                                                                      |                                                                               |  |  |  |
|----------------------------------|----------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------|--|--|--|
| over overlappin<br>• add two 32- | am using Berkeley RISC-1<br>ng register windows) to:                                                                       | symbolic instructions (passing parameters<br>in memory slots 500 and 504, and |  |  |  |
| The addition pr                  | rocedure starts at 20 byte                                                                                                 | s after the address stored in register R1.                                    |  |  |  |
| Solution:                        | Program                                                                                                                    | Explanation                                                                   |  |  |  |
|                                  | LDL (R0) #500, R10                                                                                                         | R10 ← M[500] (1st parameter)                                                  |  |  |  |
|                                  | LDL (R0) #504, R11                                                                                                         | R11 ← M[504] (2nd parameter)                                                  |  |  |  |
|                                  | CALL (R1)#20, R15                                                                                                          | R15 ← PC<br>PC ← (R1)+20<br>CWP ← CWP-1                                       |  |  |  |
|                                  | STL (R0) #508, R12<br>                                                                                                     | $M[508] \leftarrow R12$ (returned value)                                      |  |  |  |
| [(R1)+20]                        | ADD R26, R27, R28<br>RET (R31)#0                                                                                           | $\begin{array}{llllllllllllllllllllllllllllllllllll$                          |  |  |  |
|                                  | Note: When writing this program, problems that arise in the pipeline explained in Ch. 2 were not taken into consideration. |                                                                               |  |  |  |
| www.akademi.itu.edu.tr           | /en/buzluca                                                                                                                | © 2005-2022 Feza BUZLUCA B.13                                                 |  |  |  |