

Computer Architecture

Appendix B: RISC (Reduced Instruction Set Computer) Processors:

RISC Features:

- Relatively small set of simple instructions
- Relatively few, simple addressing modes
- Fixed-length, easily decoded instruction format
- No instructions that operate directly on memory, all operations performed within internal registers of the CPU.
- Memory access only for load/store instructions (*load-store architecture*).
- One instruction per clock cycle (owing to pipelining)
- *Hardwired* rather than microprogrammed control unit

Other Characteristics:

Not all of the features listed below are included in all RISC processors, and CISC processors may also include some of these features:

- A large number of registers (128-256) (Register File)
- Use of overlapped register windows to speed up procedure call and return
- Instruction pipeline that can be optimized for instructions
- Harvard architecture
- Compiler support for efficient translation of high-level language programs into machine language programs

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info

© 2005-2022 Feza BUZLUCA B.1

Computer Architecture

Overlapped Register Windows:

Without needing a stack (memory access), this structure is used in procedure calls

- to provide passing of parameters and
- to avoid the need for saving and restoring register values.

Even though the processor has many registers, the programmer can only use a limited number of these at any given moment.

This set of registers that can be active at any given time are called a **window**.

When the program calls (and returns from) a subroutine, the window changes. Thus, the programmer accesses different registers.

Windows for adjacent procedures have overlapping registers that are shared to provide the passing of parameters and results. Local registers are used for local variables of the procedures.

If there are n registers in a window, when writing programs, only registers $R0$ through $Rn-1$ are used.

However, as the window changes, these numbers correspond to different physical registers.

Not all RISC processors use this structure (e.g., the MIPS processor does not).

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info

© 2005-2022 Feza BUZLUCA B.2

Computer Architecture

Example:

- In the example below, the processor has 8 registers. However, a window has 5 registers, so at any given time, only 5 of these can be active.
- In programs, only $R0-R4$ are used, but as the window changes, these end up corresponding to different registers.
- In A, when the programmer reaches $R0$, the programmer has reached $R0$ of the processor.
- In B, when the programmer reaches $R0$, the programmer has reached $R3$ of the processor.

Local Registers of B	R7	BR4	window of procedure B (called program) (callee)
	R6	BR3	
	R5	BR2	
Shared registers	R4	BR1 AR4	windows of procedure A (main program) (caller)
	R3	BR0 AR3	
Local Registers of A	R2	AR2	
	R1	AR1	
	R0	AR0	

There are also global registers with fixed numbers that all procedures access.

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info

© 2005-2022 Feza BUZLUCA B.3

Computer Architecture

Determining the number of registers:

G : Number of global registers
L : Number of local registers in each window
C : Number of registers common to two windows
W : Number of windows

Window size = $L + 2C + G$ ($2 \cdot C$ because there are registers in common with the lower and upper window.)

Number of registers = $(L+C)W + G$

The window structure is arranged in a circular fashion.

If the processor has 4 windows, when the 4th procedure calls a 5th procedure, the 1st window (the oldest window, the one furthest back in the call nesting) is saved to memory.

Then, the 1st window is used by the 5th procedure.

When returning, the data in memory is restored to the relevant window.

Example:

In the next example, we give the register structure of a processor with a total of 74 registers and a windows size of 32 registers which supports procedure calls to a nesting depth of 4.

In this example, we assume that as procedures are called, subsequent windows are allocated registers with higher numbers. In real processors (RISC 1, SPARC), subsequent windows are allocated registers with lower numbers.

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info

© 2005-2022 Feza BUZLUCA B.4

Computer Architecture

Example:

Total of 74 registers

Global registers : $G = 10$ ($R0-R9$) (common to all procedures)

$R10-R73$: 64 registers divided into FOUR windows to accommodate procedures A-D. ($W=4$)

Local registers : $L = 10$

Common registers: $2 \cdot C = 6 + 6 = 12$

Window size : $L + 2C + G = 32$ reg.

In this system, since there are 32 registers in a window, when writing a program in assembly language, each procedure uses register numbers $R0 - R31$.

Based on the location of the window, these numbers correspond to different physical registers.

See: exemplary program in B.13

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info

© 2005-2022 Feza BUZLUCA B.5

Computer Architecture

Example: (cont'd)

Proc. D	R10	R15	Common to A and D
	R73		
	R64		
Proc. C	R63	R58	Common to C and D
	R57		
	R48		
Proc. B	R47	R42	Common to B and C
	R41		
	R32		
Proc. A	R31	R26	Common to A and B
	R25		
	R16		
Global (Common to all procedures)	R9		Common to A and D
	R0		
	R10	R15	

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info

© 2005-2022 Feza BUZLUCA B.6

Computer Architecture

RISC Processor Example: Berkeley RISC I

- 32-bit address bus
- von Neumann architecture: Instruction and data are stored in the same memory.
- 8-, 16-, or 32-bit data
- Fixed length (32-bit) instructions
- Total of 31 instructions
- Total of 138 registers (R0-R137),
 - 8 windows of 32 registers in each, 10 global registers (R0-R9)
 - Local registers: 10, Common registers: 6+6=12
- 3 addressing modes: register addressing, immediate addressing, relative addressing

Instruction Formats:

1. Register mode:

Example: ADD R22, R21, R23 $R23 \leftarrow R22 + R21$

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info © 2005-2022 Feza BUZLUCA B.7

Computer Architecture

2. Register - immediate mode:

Example: ADD R22, #150, R23 $R23 \leftarrow R22 + 150$

Memory access instructions use Rs to specify a 32-bit address in a register (pointer) and S2 to specify an offset. The location accessed is:
(32-bit address in Rs) + S2

Example: LDL (R10)#5,R5 $R5 \leftarrow M[R10 + 5]$ Load long: 32-bit data transfer

3. PC Relative mode:

Example: JMPR EQ,Y

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info © 2005-2022 Feza BUZLUCA B.8

Computer Architecture

Usage of Berkeley RISC I Instructions

Register R0 contains all 0's, so it can be used in any field to specify a zero quantity. By using register R0, which always contains 0's (zeros), it is possible to transfer the contents of one register or a constant into another register.

ADD R0, R21, R22 $R22 \leftarrow R21$ (Move)

ADD R0, #150, R22 $R22 \leftarrow 150$ (Immediate load)

ADD R22, #1, R22 $R22 \leftarrow R22 + 1$ (Increment)

The load and store instructions move data between a register and memory.

LDL (R22)#150,R5 $R5 \leftarrow M[R22 + 150]$ Load long: 32-bit data transfer

LDL (R22)#0,R5 $R5 \leftarrow M[R22]$

LDL (R0)#500,R5 $R5 \leftarrow M[500]$

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info © 2005-2022 Feza BUZLUCA B.9

Computer Architecture

Instruction Set of Berkeley RISC I

Data manipulation instructions:

Opcode	Operands	Register Transfer
ADD	Rs,S2,Rd	$Rd \leftarrow Rs + S2$
ADDC	Rs,S2,Rd	$Rd \leftarrow Rs + S2 + \text{carry}$
SUB	Rs,S2,Rd	$Rd \leftarrow Rs - S2$
SUBC	Rs,S2,Rd	$Rd \leftarrow Rs - S2 - \text{carry}$
SUBR	Rs,S2,Rd	$Rd \leftarrow S2 - Rs$
SUBCR	Rs,S2,Rd	$Rd \leftarrow S2 - Rs - \text{carry}$
AND	Rs,S2,Rd	$Rd \leftarrow Rs \wedge S2$
OR	Rs,S2,Rd	$Rd \leftarrow Rs \vee S2$
XOR	Rs,S2,Rd	$Rd \leftarrow Rs \oplus S2$
SLL	Rs,S2,Rd	$Rd \leftarrow Rs \text{ shifted by } S2$
SRL	Rs,S2,Rd	$Rd \leftarrow Rs \text{ shifted by } S2$
SRA	Rs,S2,Rd	$Rd \leftarrow Rs \text{ shifted by } S2$

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info © 2005-2022 Feza BUZLUCA B.10

Computer Architecture

Data transfer instructions:

Opcode	Operands	Register Transfer	Description
LDL	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Long load
LDSU	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Short unsigned
LDSS	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Short signed
LDBU	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Byte unsigned
LDBS	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Byte signed
LDHI	Y,Rd	$Rd \leftarrow Y$	Immediate high
STL	(Rs)S2, Rm	$M[Rs + S2] \leftarrow Rm$	Store load
STS	(Rs)S2, Rm		
STB	(Rs)S2, Rm		
GETPSW	Rd	$Rd \leftarrow PSW$	Load status word
PUTPSW	Rd	$PSW \leftarrow Rd$	Set status word

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info © 2005-2022 Feza BUZLUCA B.11

Computer Architecture

Program control instructions:

Opcode	Operands	Register Transfer	Description
JMP	COND,S2(Rs)	$PC \leftarrow Rs + S2$	Absolute (direct) addressing
JMPR	COND,Y	$PC \leftarrow PC + Y$	Relative
CALL	S2(Rs),Rd	$Rd \leftarrow PC$ $PC \leftarrow Rs + S2$ $CWP \leftarrow CWP - 1$	Current window pointer
CALLR	Y,Rd	$Rd \leftarrow PC$ $PC \leftarrow PC + Y$ $CWP \leftarrow CWP - 1$	Relative
RET	(Rd)S2	$PC \leftarrow Rd + S2$ $CWP \leftarrow CWP + 1$	

In the Berkeley RISC I processor, every time the program calls a new procedure, the current window pointer (CWP) is decremented by one to point to the next-lower register window.

Thus, the main program (process A) uses the registers with the highest numbers (R116-R137) and the global registers (R0-R9).

www.akademi.itu.edu.tr/en/buzluca
www.buzluca.info © 2005-2022 Feza BUZLUCA B.12

Exemplary Program:

Write a program using Berkeley RISC-1 symbolic instructions (passing parameters over overlapping register windows) to:

- add two 32-bit signed numbers located in memory slots 500 and 504, and
- write the result to memory slot 508.

The addition procedure starts at 20 bytes after the address stored in register R1.

Solution:	Program	Explanation
	LDL (R0) #500, R10	R10 \leftarrow M[500] (1st parameter)
	LDL (R0) #504, R11	R11 \leftarrow M[504] (2nd parameter)
	CALL (R1)#20, R15	R15 \leftarrow PC PC \leftarrow (R1)+20 CWP \leftarrow CWP+1
	STL (R0) #508, R12	M[508] \leftarrow R12 (returned value)
	...	
[(R1)+20]	ADD R26, R27, R28	R28 \leftarrow R27+R26
	RET (R31)#0	PC \leftarrow (R31)+0 CWP \leftarrow CWP+1

Note: When writing this program, problems that arise in the pipeline explained in Ch. 2 were not taken into consideration.