

3.4 Instruction Set

The complete MSP430 instruction set consists of 27 core instructions and 24 emulated instructions. The core instructions are instructions that have unique op-codes decoded by the CPU. The emulated instructions are instructions that make code easier to write and read, but do not have op-codes themselves, instead they are replaced automatically by the assembler with an equivalent core instruction. There is no code or performance penalty for using emulated instruction.

There are three core-instruction formats:

- **Dual-operand**
- Single-operand
- Jump

All single-operand and dual-operand instructions can be byte or word instructions by using .B or .W extensions. Byte instructions are used to access byte data or byte peripherals. Word instructions are used to access word data or word peripherals. If no extension is used, the instruction is a word instruction.

The source and destination of an instruction are defined by the following fields:

The source operand defined by As and S-reg src dst The destination operand defined by Ad and D-reg The addressing bits responsible for the addressing mode used for the source (src) As S-reg The working register used for the source (src) Ad The addressing bits responsible for the addressing mode used for the destination (dst) The working register used for the destination (dst) D-reg

B/W Byte or word operation: 0: word operation

1: byte operation

NOTE: Destination Address

Destination addresses are valid anywhere in the memory map. However, when using an instruction that modifies the contents of the destination, the user must ensure the destination address is writable. For example, a masked-ROM location would be a valid destination address, but the contents are not modifiable, so the results of the instruction would be lost.



www.ti.com Instruction Set

3.4.1 Double-Operand (Format I) Instructions

Figure 3-9 illustrates the double-operand instruction format.




Figure 3-9. Double Operand Instruction Format

Table 3-11 lists and describes the double operand instructions.

Table 3-11. Double Operand Instructions

Mnemonic	S-Reg, Operation		Status Bits				
winemonic	D-Reg	Operation	V	N	Z	С	
MOV(.B)	src,dst	$src \rightarrow dst$	-	-	-	-	
ADD(.B)	src,dst	$src + dst \rightarrow dst$	*	*	*	*	
ADDC(.B)	src,dst	$src + dst + C \rightarrow dst$	*	*	*	*	
SUB(.B)	src,dst	$dst + .not.src + 1 \rightarrow dst$	*	*	*	*	
SUBC(.B)	src,dst	$dst + .not.src + C \to dst$	*	*	*	*	
CMP(.B)	src,dst	dst - src	*	*	*	*	
DADD(.B)	src,dst	$\text{src + dst + C} \rightarrow \text{dst (decimally)}$	*	*	*	*	
BIT(.B)	src,dst	src .and. dst	0	*	*	*	
BIC(.B)	src,dst	not.src .and. $dst \rightarrow dst$	-	-	-	-	
BIS(.B)	src,dst	$\text{src .or. dst} \rightarrow \text{dst}$	-	-	-	-	
XOR(.B)	src,dst	$\text{src .xor. dst} \to \text{dst}$	*	*	*	*	
AND(.B)	src,dst	$src.and. dst \rightarrow dst$	0	*	*	*	

- The status bit is affected
- The status bit is not affected
- 0 The status bit is cleared
- The status bit is set 1

NOTE: Instructions CMP and SUB

The instructions CMP and SUB are identical except for the storage of the result. The same is true for the BIT and AND instructions.



3.4.2 Single-Operand (Format II) Instructions

Figure 3-10 illustrates the single-operand instruction format.




Figure 3-10. Single Operand Instruction Format

Table 3-12 lists and describes the single operand instructions.

Table 3-12. Single Operand Instructions

Mnemonic	S-Reg.	On a making	Status				
	D-Reg	Operation	V	N	Z	С	
RRC(.B)	dst	$C \to MSB \to \!\! \dots \!\! \dots \!\! LSB \to C$	*	*	*	*	
RRA(.B)	dst	$MSB \to MSB \to LSB \to C$	0	*	*	*	
PUSH(.B)	src	$SP - 2 \rightarrow SP$, $src \rightarrow @SP$	-	-	-	-	
SWPB	dst	Swap bytes	-	-	-	-	
CALL	dst	$SP - 2 \rightarrow SP$, $PC+2 \rightarrow @SP$	-	-	-	-	
		$dst \rightarrow PC$					
RETI		$TOS \to SR, SP + 2 \to SP$	*	*	*	*	
		$TOS \to PC, SP + 2 \to SP$					
SXT	dst	Bit $7 \rightarrow$ Bit 8Bit 15	0	*	*	*	

^{*} The status bit is affected

All addressing modes are possible for the CALL instruction. If the symbolic mode (ADDRESS), the immediate mode (#N), the absolute mode (&EDE) or the indexed mode x(RN) is used, the word that follows contains the address information.

The status bit is not affected

⁰ The status bit is cleared

¹ The status bit is set



3.4.3 **Jumps**

Figure 3-11 shows the conditional-jump instruction format.



Figure 3-11. Jump Instruction Format

Table 3-13 lists and describes the jump instructions

Table 3-13. Jump Instructions

Mnemonic	S-Reg, D-Reg	Operation
JEQ/JZ	Label	Jump to label if zero bit is set
JNE/JNZ	Label	Jump to label if zero bit is reset
JC	Label	Jump to label if carry bit is set
JNC	Label	Jump to label if carry bit is reset
JN	Label	Jump to label if negative bit is set
JGE	Label	Jump to label if (N .XOR. V) = 0
JL	Label	Jump to label if (N .XOR. V) = 1
JMP	Label	Jump to label unconditionally

Conditional jumps support program branching relative to the PC and do not affect the status bits. The possible jump range is from -511 to +512 words relative to the PC value at the jump instruction. The 10bit program-counter offset is treated as a signed 10-bit value that is doubled and added to the program counter:

$$PC_{new} = PC_{old} + 2 + PC_{offset} \times 2$$



3.4.4 Instruction Cycles and Lengths

The number of CPU clock cycles required for an instruction depends on the instruction format and the addressing modes used - not the instruction itself. The number of clock cycles refers to the MCLK.

3.4.4.1 Interrupt and Reset Cycles

Table 3-14 lists the CPU cycles for interrupt overhead and reset.

Table 3-14. Interrupt and Reset Cycles

Action	No. of Cycles	Length of Instruction
Return from interrupt (RETI)	5	1
Interrupt accepted	6	-
WDT reset	4	-
Reset (RST/NMI)	4	-

3.4.4.2 Format-II (Single Operand) Instruction Cycles and Lengths

Table 3-15 lists the length and CPU cycles for all addressing modes of format-II instructions.

Table 3-15. Format-II Instruction Cycles and Lengths

	N	o. of Cycles			
Addressing Mode	RRA, RRC SWPB, SXT PUS		CALL	Length of Instruction	Example
Rn	1	3	4	1	SWPB R5
@Rn	3	4	4	1	RRC @R9
@Rn+	3	5	5	1	SWPB @R10+
#N	(See note)	4	5	2	CALL #0F000h
X(Rn)	4	5	5	2	CALL 2(R7)
EDE	4	5	5	2	PUSH EDE
&EDE	4	5	5	2	SXT &EDE

NOTE: Instruction Format II Immediate Mode

Do not use instruction RRA, RRC, SWPB, and SXT with the immediate mode in the destination field. Use of these in the immediate mode results in an unpredictable program operation.

3.4.4.3 Format-III (Jump) Instruction Cycles and Lengths

All jump instructions require one code word, and take two CPU cycles to execute, regardless of whether the jump is taken or not.



3.4.4.4 Format-I (Double Operand) Instruction Cycles and Lengths

Table 3-16 lists the length and CPU cycles for all addressing modes of format-I instructions.

Table 3-16. Format 1 Instruction Cycles and Lengths

Add	ressing Mode		Length of		
Src	Dst	No. of Cycles	Instruction		Example
Rn	Rm	1	1	MOV	R5,R8
	PC	2	1	BR	R9
	x(Rm)	4	2	ADD	R5,4(R6)
	EDE	4	2	XOR	R8,EDE
	&EDE	4	2	MOV	R5,&EDE
@Rn	Rm	2	1	AND	@R4,R5
	PC	2	1	BR	@R8
	x(Rm)	5	2	XOR	@R5,8(R6)
	EDE	5	2	MOV	@R5,EDE
	&EDE	5	2	XOR	@R5,&EDE
@Rn+	Rm	2	1	ADD	@R5+,R6
	PC	3	1	BR	@R9+
	x(Rm)	5	2	XOR	@R5,8(R6)
	EDE	5	2	MOV	@R9+,EDE
	&EDE	5	2	MOV	@R9+,&EDE
#N	Rm	2	2	MOV	#20,R9
	PC	3	2	BR	#2AEh
	x(Rm)	5	3	MOV	#0300h,0(SP)
	EDE	5	3	ADD	#33,EDE
	&EDE	5	3	ADD	#33,&EDE
x(Rn)	Rm	3	2	MOV	2(R5),R7
	PC	3	2	BR	2(R6)
	TONI	6	3	MOV	4(R7),TONI
	x(Rm)	6	3	ADD	4(R4),6(R9)
	&TONI	6	3	MOV	2(R4),&TONI
EDE	Rm	3	2	AND	EDE,R6
	PC	3	2	BR	EDE
	TONI	6	3	CMP	EDE, TONI
	x(Rm)	6	3	MOV	EDE,0(SP)
	&TONI	6	3	MOV	EDE,&TONI
&EDE	Rm	3	2	MOV	&EDE,R8
	PC	3	2	BRA	&EDE
	TONI	6	3	MOV	&EDE, TONI
	x(Rm)	6	3	MOV	&EDE,0(SP)
	&TONI	6	3	MOV	&EDE,&TONI



3.4.5 Instruction Set Description

The instruction map is shown in Figure 3-12 and the complete instruction set is summarized in Table 3-17.




Figure 3-12. Core Instruction Map

Table 3-17. MSP430 Instruction Set

Mnemonic		Descrip	otion	V	N	Z	С
ADC(.B) (1)	dst	Add C to destination	dst + C → dst	*	*	*	*
ADD(.B)	src,dst	Add source to destination	$\operatorname{src} + \operatorname{dst} \to \operatorname{dst}$	*	*	*	*
ADDC(.B)	src,dst	Add source and C to destination	$src + dst + C \rightarrow dst$	*	*	*	*
AND(.B)	src,dst	AND source and destination	src .and. dst \rightarrow dst	0	*	*	*
BIC(.B)	src,dst	Clear bits in destination	not.src .and. dst \rightarrow dst	-	-	-	-
BIS(.B)	src,dst	Set bits in destination	$\text{src .or. dst} \rightarrow \text{dst}$	-	-	-	-
BIT(.B)	src,dst	Test bits in destination	src .and. dst	0	*	*	*
BR ⁽¹⁾	dst	Branch to destination	$dst \to PC$	-	-	-	-
CALL	dst	Call destination	$\text{PC+2} \rightarrow \text{stack, dst} \rightarrow \text{PC}$	-	-	-	-
CLR(.B) (1)	dst	Clear destination	$0 \to \text{dst}$	-	-	-	-
CLRC (1)		Clear C	$0 \to C$	-	-	-	0
CLRN ⁽¹⁾		Clear N	$0 \rightarrow N$	-	0	-	-
CLRZ ⁽¹⁾		Clear Z	$0 \rightarrow Z$	-	-	0	-
CMP(.B)	src,dst	Compare source and destination	dst - src	*	*	*	*
DADC(.B) (1)	dst	Add C decimally to destination	$\text{dst + C} \rightarrow \text{dst (decimally)}$	*	*	*	*
DADD(.B)	src,dst	Add source and C decimally to dst	$\text{src + dst + C} \rightarrow \text{dst (decimally)}$	*	*	*	*
DEC(.B) (1)	dst	Decrement destination	$dst - 1 \rightarrow dst$	*	*	*	*

⁽¹⁾ Emulated Instruction



Table 3-17. MSP430 Instruction Set (continued)

Mnemonic		Descript	tion	٧	N	Z	С
DECD(.B) (1)	dst	Double-decrement destination	dst - 2 → dst	*	*	*	*
DINT (1)		Disable interrupts	$0 \rightarrow GIE$	-	-	-	-
EINT (1)		Enable interrupts	$1 \rightarrow GIE$	-	-	-	-
INC(.B) (1)	dst	Increment destination	$dst +1 \rightarrow dst$	*	*	*	*
INCD(.B) (1)	dst	Double-increment destination	$dst+2 \rightarrow dst$	*	*	*	*
INV(.B) (1)	dst	Invert destination	$. not. dst \rightarrow dst$	*	*	*	*
JC/JHS	label	Jump if C set/Jump if higher or same		-	-	-	-
JEQ/JZ	label	Jump if equal/Jump if Z set		-	-	-	-
JGE	label	Jump if greater or equal		-	-	-	-
JL	label	Jump if less		-	-	-	-
JMP	label	Jump	$PC + 2 \times offset \rightarrow PC$	-	-	-	-
JN	label	Jump if N set		-	-	-	-
JNC/JLO	label	Jump if C not set/Jump if lower		-	-	-	-
JNE/JNZ	label	Jump if not equal/Jump if Z not set		-	-	-	-
MOV(.B)	src,dst	Move source to destination	$src \rightarrow dst$	-	-	-	-
NOP (2)		No operation		-	-	-	-
POP(.B) (2)	dst	Pop item from stack to destination	$@SP \to dst, SP+2 \to SP$	-	-	-	-
PUSH(.B)	src	Push source onto stack	$SP \textbf{-} 2 \to SP,src \to @SP$	-	-	-	-
RET ⁽²⁾		Return from subroutine	$@SP \rightarrow PC, SP + 2 \rightarrow SP$	-	-	-	-
RETI		Return from interrupt		*	*	*	*
RLA(.B) (2)	dst	Rotate left arithmetically		*	*	*	*
RLC(.B) (2)	dst	Rotate left through C		*	*	*	*
RRA(.B)	dst	Rotate right arithmetically		0	*	*	*
RRC(.B)	dst	Rotate right through C		*	*	*	*
SBC(.B) (2)	dst	Subtract not(C) from destination	$dst + 0FFFFh + C \rightarrow dst$	*	*	*	*
SETC (2)		Set C	$1 \rightarrow C$	-	-	-	1
SETN ⁽²⁾		Set N	$1 \rightarrow N$	-	1	-	-
SETZ (2)		Set Z	$1 \rightarrow Z$	-	-	1	-
SUB(.B)	src,dst	Subtract source from destination	$dst + .not.src + 1 \rightarrow dst$	*	*	*	*
SUBC(.B)	src,dst	Subtract source and not(C) from dst	$dst + .not.src + C \rightarrow dst$	*	*	*	*
SWPB	dst	Swap bytes		-	-	-	-
SXT	dst	Extend sign		0	*	*	*
TST(.B) (2)	dst	Test destination	dst + 0FFFFh + 1	0	*	*	1
XOR(.B)	src,dst	Exclusive OR source and destination	$\text{src .xor. dst} \to \text{dst}$	*	*	*	*

Emulated Instruction



3.4.6 Instruction Set Details

3.4.6.1 ADC

*ADC[.W] Add carry to destination

*ADC.B Add carry to destination

Syntax ADC dst or ADC.W dst

ADC.B dst

Operation $dst + C \rightarrow dst$

Emulation ADDC #0,dst

ADDC.B #0,dst

Description The carry bit (C) is added to the destination operand. The previous contents of the

destination are lost.

Status Bit N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Set if dst was incremented from 0FFFFh to 0000, reset otherwise

Set if dst was incremented from 0FFh to 00, reset otherwise

V: Set if an arithmetic overflow occurs, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 16-bit counter pointed to by R13 is added to a 32-bit counter pointed to by R12.

ADD @R13,0(R12) ; Add LSDs

ADC 2(R12); Add carry to MSD

Example The 8-bit counter pointed to by R13 is added to a 16-bit counter pointed to by R12.

ADD.B @R13,0(R12) ; Add LSDs

ADC.B 1(R12) ; Add carry to MSD



www.ti.com Instruction Set

3.4.6.2 ADD

ADD[.W] Add source to destination

Add source to destination ADD.B

Syntax ADD src,dst or ADD.W src,dst

ADD.B src,dst

Operation $src + dst \rightarrow dst$

Description The source operand is added to the destination operand. The source operand is not

affected. The previous contents of the destination are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the result, cleared if not V:Set if an arithmetic overflow occurs, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

R5 is increased by 10. The jump to TONI is performed on a carry. Example

> ADD #10,R5

TONI JC ; Carry occurred

; No carry

R5 is increased by 10. The jump to TONI is performed on a carry. Example

> ; Add 10 to Lowbyte of R5 #10,R5

JC TONI ; Carry occurred, if (R5) ≥ 246 [0Ah+0F6h]

. ; No carry



3.4.6.3 ADDC

ADDC[.W] Add source and carry to destination

ADDC.B Add source and carry to destination

Syntax ADDC src, dst or ADDC.W src, dst

ADDC.B src,dst

Operation $\operatorname{src} + \operatorname{dst} + \operatorname{C} \to \operatorname{dst}$

Description The source operand and the carry bit (C) are added to the destination operand. The

source operand is not affected. The previous contents of the destination are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB of the result, reset otherwise

V: Set if an arithmetic overflow occurs, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 32-bit counter pointed to by R13 is added to a 32-bit counter, eleven words

(20/2 + 2/2) above the pointer in R13.

ADD @R13+,20(R13) ; ADD LSDs with no carry in ADDC @R13+,20(R13) ; ADD MSDs with carry ... ; resulting from the LSDs

Example The 24-bit counter pointed to by R13 is added to a 24-bit counter, eleven words above

the pointer in R13.

ADD.B @R13+,10(R13) ; ADD LSDs with no carry in ADDC.B @R13+,10(R13) ; ADD medium Bits with carry ADDC.B @R13+,10(R13) ; ADD MSDs with carry ... ; resulting from the LSDs



3.4.6.4 AND

AND[.W] Source AND destination

AND.B Source AND destination

Syntax AND src, dst or AND.W src, dst

AND.B src,dst

Operation src .AND. $dst \rightarrow dst$

The source operand and the destination operand are logically ANDed. The result is Description

placed into the destination.

Status Bits N: Set if result MSB is set, reset if not set

Z: Set if result is zero, reset otherwise

C: Set if result is not zero, reset otherwise (= .NOT. Zero)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

The bits set in R5 are used as a mask (#0AA55h) for the word addressed by TOM. If the Example result is zero, a branch is taken to label TONI.

```
MOV
        #0AA55h,R5
                      ; Load mask into register R5
                      ; mask word addressed by TOM with R5
AND
        R5,TOM
JΖ
        TONI
                      ; Result is not zero
    or
;
;
AND
        #0AA55h, TOM
JZ
        TONI
```

Example

The bits of mask #0A5h are logically ANDed with the low byte TOM. If the result is zero, a branch is taken to label TONI.

```
AND.B
        #0A5h,TOM
                        ; mask Lowbyte TOM with 0A5h
JZ
        TONI
                        ; Result is not zero
. . . . . .
```



3.4.6.5 BIC

BIC[.W] Clear bits in destination

BIC.B Clear bits in destination

Syntax BIC src,dst or BIC.W src,dst

BIC.B src,dst

Description The inverted source operand and the destination operand are logically ANDed. The

result is placed into the destination. The source operand is not affected.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The six MSBs of the RAM word LEO are cleared.

BIC #0FC00h, LEO ; Clear 6 MSBs in MEM(LEO)

Example The five MSBs of the RAM byte LEO are cleared.

BIC.B #0F8h,LEO ; Clear 5 MSBs in Ram location LEO



www.ti.com Instruction Set

3.4.6.6 BIS

BIS[.W] Set bits in destination

BIS.B Set bits in destination

Syntax BIS src,dst or BIS.W src,dst

BIS.B src,dst

Operation $src.OR. dst \rightarrow dst$

The source operand and the destination operand are logically ORed. The result is placed Description

into the destination. The source operand is not affected.

Status bits are not affected. **Status Bits**

OSCOFF, CPUOFF, and GIE are not affected. **Mode Bits**

Example The six LSBs of the RAM word TOM are set.

> ; set the six LSBs in RAM location TOM BIS #003Fh,TOM

The three MSBs of RAM byte TOM are set. **Example**

> BIS.B #0E0h, TOM ; set the 3 MSBs in RAM location TOM



3.4.6.7 BIT

BIT[.W] Test bits in destination

BIT.B Test bits in destination

Syntax BIT src,dst or BIT.W src,dst

Operation src .AND. dst

Description The source and destination operands are logically ANDed. The result affects only the

status bits. The source and destination operands are not affected.

Status Bits N: Set if MSB of result is set, reset otherwise

Z: Set if result is zero, reset otherwise

C: Set if result is not zero, reset otherwise (.NOT. Zero)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example If bit 9 of R8 is set, a branch is taken to label TOM.

```
BIT #0200h,R8 ; bit 9 of R8 set?

JNZ TOM ; Yes, branch to TOM

... ; No, proceed
```

Example If bit 3 of R8 is set, a branch is taken to label TOM.

```
BIT.B #8,R8
JC TOM
```

Example

A serial communication receive bit (RCV) is tested. Because the carry bit is equal to the state of the tested bit while using the BIT instruction to test a single bit, the carry bit is used by the subsequent instruction; the read information is shifted into register RECBUF.

```
; Serial communication with LSB is shifted first:
                     ; xxxx xxxx xxxx
                                             xxxx
BIT.B
        #RCV, RCCTL
                     ; Bit info into carry
RRC
        RECBUF
                     ; Carry -> MSB of RECBUF
                     ; CXXX
                               XXXX
                     ; repeat previous two instructions
                     ; 8 times
. . . . . .
                     ; cccc
                              CCCC
                     ; ^
                     ; MSB
                                 LSB
; Serial communication with MSB shifted first:
BIT.B
        #RCV, RCCTL
                     ; Bit info into carry
RLC.B
        RECBUF
                     ; Carry -> LSB of RECBUF
                     ; xxxx
                              XXXC
                     ; repeat previous two instructions
                     ; 8 times
                     ; CCCC
                              CCCC
                     ;
                     ; MSB
                                  LSB
```



3.4.6.8 BR, BRANCH

Branch to destination *BR, BRANCH

Syntax BR dst

Operation $dst \rightarrow PC$

Emulation MOV dst, PC

Description An unconditional branch is taken to an address anywhere in the 64K address space. All

source addressing modes can be used. The branch instruction is a word instruction.

Status Bits Status bits are not affected.

Example Examples for all addressing modes are given.

; Branch to label EXEC or direct branch (e.g. #0A4h)

; Core instruction MOV @PC+,PC

BR EXEC ; Branch to the address contained in EXEC

; Core instruction MOV X(PC), PC

; Indirect address

BR &EXEC ; Branch to the address contained in absolute

; address EXEC

; Core instruction MOV X(0), PC

; Indirect address

; Branch to the address contained in R5 BR R5

; Core instruction MOV R5,PC

; Indirect R5

@R5 ; Branch to the address contained in the word BR

; pointed to by R5.

; Core instruction MOV @R5+,PC

; Indirect, indirect R5

BR @R5+ ; Branch to the address contained in the word pointed

; to by R5 and increment pointer in R5 afterwards.

; The next time--S/W flow uses R5 pointer--it can

; alter program execution due to access to

; next address in a table pointed to by R5

; Core instruction MOV @R5,PC

; Indirect, indirect R5 with autoincrement

BR X(R5) ; Branch to the address contained in the address

; pointed to by R5 + X (e.g. table with address

; starting at X). X can be an address or a label ; Core instruction MOV X(R5),PC

; Indirect, indirect R5 + X



3.4.6.9 CALL

CALL Subroutine

Syntax CALL dst

Operation $dst \rightarrow tmp$ dst is evaluated and stored

 $SP - 2 \rightarrow SP$

 $PC \rightarrow @SP \quad PC$ updated to TOS

 $tmp \rightarrow PC$ dst saved to PC

Description A subroutine call is made to an address anywhere in the 64K address space. All

addressing modes can be used. The return address (the address of the following instruction) is stored on the stack. The call instruction is a word instruction.

Status Bits Status bits are not affected.

Example Examples for all addressing modes are given.

CALL #EXEC ; Call on label EXEC or immediate address (e.g. #0A4h)

; SP-2 -> SP, PC+2 -> @SP, @PC+ -> PC

CALL EXEC ; Call on the address contained in EXEC

; SP-2 -> SP, PC+2 ->SP, X(PC) -> PC

; Indirect address

CALL &EXEC ; Call on the address contained in absolute address

; EXEC

; SP-2 -> SP, PC+2 -> @SP, X(0) -> PC

; Indirect address

CALL R5 ; Call on the address contained in R5

; SP-2 -> SP, PC+2 -> @SP, R5 -> PC

; Indirect R5

CALL @R5 ; Call on the address contained in the word

; pointed to by R5

; SP-2 -> SP, PC+2 -> @SP, @R5 -> PC

; Indirect, indirect R5

CALL @R5+ ; Call on the address contained in the word

; pointed to by R5 and increment pointer in R5.

; The next time S/W flow uses R5 pointer ; it can alter the program execution due to

; access to next address in a table pointed to by R5

; SP-2 \rightarrow SP, PC+2 \rightarrow @SP, @R5 \rightarrow PC

; Indirect, indirect R5 with autoincrement

 ${\tt CALL}$ X(R5) ; Call on the address contained in the address pointed

; to by R5 + X (e.g. table with address starting at X)

; X can be an address or a label

; SP-2 -> SP, PC+2 -> @SP, X(R5) -> PC

; Indirect, indirect R5 + X



www.ti.com Instruction Set

3.4.6.10 CLR

*CLR[.W] Clear destination

*CLR.B Clear destination

Syntax CLR dst or CLR.W dst

CLR.B dst

Emulation MOV #0,dst

MOV.B #0,dst

Description The destination operand is cleared.

Status Bits Status bits are not affected.

Example RAM word TONI is cleared.

CLR TONI ; 0 -> TONI

Example Register R5 is cleared.

CLR R5

Example RAM byte TONI is cleared.

CLR.B TONI ; 0 -> TONI



3.4.6.11 CLRC

*CLRC Clear carry bit

Syntax CLRC

Emulation BIC #1,SR

Description The carry bit (C) is cleared. The clear carry instruction is a word instruction.

Status Bits N: Not affected

Z: Not affected

C: Cleared

V: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 16-bit decimal counter pointed to by R13 is added to a 32-bit counter pointed to by

R12.

CLRC ; C=0: defines start

DADD @R13,0(R12) ; add 16=bit counter to low word of 32=bit counter

DADC 2(R12); add carry to high word of 32=bit counter



www.ti.com Instruction Set

3.4.6.12 CLRN

*CLRN Clear negative bit

Syntax CLRN

or

(.NOT.src .AND. $dst \rightarrow dst$)

Emulation BIC #4,SR

Description The constant 04h is inverted (0FFFBh) and is logically ANDed with the destination

operand. The result is placed into the destination. The clear negative bit instruction is a

word instruction.

Status Bits N: Reset to 0

Z: Not affectedC: Not affectedV: Not affected

SUBRET

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

RET

Example The Negative bit in the status register is cleared. This avoids special treatment with

negative numbers of the subroutine called.

CLRN
CALL SUBR
.....
SUBR JN SUBRET ; If input is negative: do nothing and return
.....



3.4.6.13 CLRZ

*CLRZ Clear zero bit

Syntax CLRZ

or

(.NOT.src .AND. $dst \rightarrow dst$)

Emulation BIC #2,SR

Description The constant 02h is inverted (0FFFDh) and logically ANDed with the destination

operand. The result is placed into the destination. The clear zero bit instruction is a word

instruction.

Status Bits N: Not affected

Z: Reset to 0C: Not affectedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The zero bit in the status register is cleared.

CLRZ



3.4.6.14 CMP

Compare source and destination CMP[.W]

CMP.B Compare source and destination

Syntax CMP src,dst or CMP.W src,dst

CMP.B src,dst

dst + .NOT.src + 1 Operation

or

(dst - src)

Description

The source operand is subtracted from the destination operand. This is accomplished by adding the 1s complement of the source operand plus 1. The two operands are not affected and the result is not stored; only the status bits are affected.

Status Bits

N: Set if result is negative, reset if positive (src ≥ dst)

Z: Set if result is zero, reset otherwise (src = dst)

C: Set if there is a carry from the MSB of the result, reset otherwise

V: Set if an arithmetic overflow occurs, otherwise reset

Mode Bits

OSCOFF, CPUOFF, and GIE are not affected.

Example

R5 and R6 are compared. If they are equal, the program continues at the label EQUAL.

```
CMD
      R5,R6
               ; R5 = R6?
JEO
               ; YES, JUMP
      EQUAL
```

Example

Two RAM blocks are compared. If they are not equal, the program branches to the label ERROR.

```
MOV
           #NUM, R5
                         ; number of words to be compared
     MOV
           #BLOCK1,R6
                         ; BLOCK1 start address in R6
                         ; BLOCK2 start address in R7
           #BLOCK2,R7
     MOV
    CMP
                         ; Are Words equal? R6 increments
L$1
           @R6+,0(R7)
                         ; No, branch to {\tt ERROR}
     JNZ
           ERROR
     TNCD
           R7
                         ; Increment R7 pointer
                         ; Are all words compared?
     DEC
           R5
     JNZ
                         ; No, another compare
```

Example

The RAM bytes addressed by EDE and TONI are compared. If they are equal, the program continues at the label EQUAL.

```
EDE, TONI
CMP.B
                    ; MEM(EDE) = MEM(TONI)?
JEQ
        EQUAL
                    ; YES, JUMP
```



3.4.6.15 DADC

*DADC[.W] Add carry decimally to destination

*DADC.B Add carry decimally to destination

Syntax DADC dst or DADC.W src,dst

DADC.B dst

Operation $dst + C \rightarrow dst (decimally)$

Emulation DADD #0, dst

DADD.B #0,dst

Description The carry bit (C) is added decimally to the destination.

Status Bits N: Set if MSB is 1

Z: Set if dst is 0, reset otherwise

C: Set if destination increments from 9999 to 0000, reset otherwise Set if destination increments from 99 to 00, reset otherwise

V: Undefined

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The four-digit decimal number contained in R5 is added to an eight-digit decimal number

pointed to by R8.

CLRC ; Reset carry

; next instruction's start condition is defined

DADD R5,0(R8) ; Add LSDs + C
DADC 2(R8) ; Add carry to MSD

Example The two-digit decimal number contained in R5 is added to a four-digit decimal number

pointed to by R8.

CLRC ; Reset carry

; next instruction's start condition is defined

DADD.B R5,0(R8) ; Add LSDs + C DADC.B 1(R8) ; Add carry to MSDs



www.ti.com Instruction Set

3.4.6.16 DADD

DADD[.W] Source and carry added decimally to destination

DADD.B Source and carry added decimally to destination

Syntax DADD src,dst or DADD.W src,dst

DADD.B src,dst

Operation $\operatorname{src} + \operatorname{dst} + \operatorname{C} \to \operatorname{dst} (\operatorname{decimally})$

Description The source operand and the destination operand are treated as four binary coded

decimals (BCD) with positive signs. The source operand and the carry bit (C) are added decimally to the destination operand. The source operand is not affected. The previous contents of the destination are lost. The result is not defined for non-BCD numbers.

Status Bits N: Set if the MSB is 1, reset otherwise

Z: Set if result is zero, reset otherwise

C: Set if the result is greater than 9999

Set if the result is greater than 99

V: Undefined

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The eight-digit BCD number contained in R5 and R6 is added decimally to an eight-digit

BCD number contained in R3 and R4 (R6 and R4 contain the MSDs).

CLRC ; clear carry DADD R5,R3 ; add LSDs

DADD R6,R4 ; add MSDs with carry

JC OVERFLOW ; If carry occurs go to error handling routine

Example The two-digit decimal counter in the RAM byte CNT is incremented by one.

CLRC ; clear carry

DADD.B #1,CNT

or SETC

DADD.B #0,CNT ; equivalent to DADC.B CNT



3.4.6.17 DEC

*DEC[.W] Decrement destination

*DEC.B Decrement destination

Syntax DEC dst or DEC.W dst

DEC.B dst

Operation $dst - 1 \rightarrow dst$

Emulation SUB #1,dst

SUB.B #1,dst

Description The destination operand is decremented by one. The original contents are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if dst contained 1, reset otherwise

C: Reset if dst contained 0, set otherwise

V: Set if an arithmetic overflow occurs, otherwise reset.

Set if initial value of destination was 08000h, otherwise reset.

Set if initial value of destination was 080h, otherwise reset.

Mode Bits

OSCOFF, CPUOFF, and GIE are not affected.

Example

R10 is decremented by 1.

DEC R10 ; Decrement R10

; Move a block of 255 bytes from memory location starting with EDE to memory location starting with

; TONI. Tables should not overlap: start of destination address ${\tt TONI}$ must not be within the range ${\tt EDE}$

; to EDE+0FEh

MOV #EDE,R6 MOV #255,R10 L\$1 MOV.B @R6+,TONI-EDE-1(R6)

DIST MOV.B @KO+, TONI-EDE-I(KO)

DEC R10 JNZ L\$1

Do not transfer tables using the routine above with the overlap shown in Figure 3-13.




Figure 3-13. Decrement Overlap



3.4.6.18 DECD

*DECD[.W] Double-decrement destination

*DECD.B Double-decrement destination

Syntax DECD dst or DECD.W dst

DECD.B dst

Operation $dst - 2 \rightarrow dst$ **Emulation** SUB #2,dst

Description The destination operand is decremented by two. The original contents are lost.

Status Bits N: Set if result is negative, reset if positive

SUB.B #2,dst

Z: Set if dst contained 2, reset otherwise

C: Reset if dst contained 0 or 1, set otherwise

V: Set if an arithmetic overflow occurs, otherwise reset.

Set if initial value of destination was 08001 or 08000h, otherwise reset.

Set if initial value of destination was 081 or 080h, otherwise reset.

Mode Bits

Emulation

OSCOFF, CPUOFF, and GIE are not affected.

Example

R10 is decremented by 2.

```
DECD
            R10
                      ; Decrement R10 by two
; Move a block of 255 words from memory location starting with EDE to \,
; memory location starting with TONI
; Tables should not overlap: start of destination address TONI must not be
; within the range EDE to EDE+0FEh
     MOV
             #EDE,R6
     MOV
            #510,R10
```

L\$1 MOV @R6+,TONI-EDE-2(R6) DECD R10 JNZ L\$1

Example

Memory at location LEO is decremented by two.

; Decrement MEM(LEO) LEO

Decrement status byte STATUS by two.

DECD.B STATUS



3.4.6.19 DINT

*DINT Disable (general) interrupts

Syntax DINT

Operation $0 \rightarrow GIE$

or

(0FFF7h .AND. SR \rightarrow SR / .NOT.src .AND. dst \rightarrow dst)

Emulation BIC #8,SR

Description All interrupts are disabled.

The constant 08h is inverted and logically ANDed with the status register (SR). The

result is placed into the SR.

Status Bits Status bits are not affected.

Mode Bits GIE is reset. OSCOFF and CPUOFF are not affected.

Example The general interrupt enable (GIE) bit in the status register is cleared to allow a

nondisrupted move of a 32-bit counter. This ensures that the counter is not modified

during the move by any interrupt.

DINT ; All interrupt events using the GIE bit are disabled

NOP

MOV COUNTHI, R5 ; Copy counter

MOV COUNTLO, R6

EINT ; All interrupt events using the GIE bit are enabled

NOTE: Disable Interrupt

If any code sequence needs to be protected from interruption, the DINT should be executed at least one instruction before the beginning of the uninterruptible sequence, or should be followed by a NOP instruction.



3.4.6.20 EINT

*EINT Enable (general) interrupts

Syntax EINT

 $1 \rightarrow GIE$ Operation

or

(0008h .OR. SR \rightarrow SR / .src .OR. dst \rightarrow dst)

Emulation BIS #8,SR

Description All interrupts are enabled.

The constant #08h and the status register SR are logically ORed. The result is placed

into the SR.

Status Bits Status bits are not affected.

GIE is set. OSCOFF and CPUOFF are not affected. **Mode Bits**

The general interrupt enable (GIE) bit in the status register is set. Example

```
; Interrupt routine of ports P1.2 to P1.7
; P1IN is the address of the register where all port bits are read. P1IFG is
; the address of the register where all interrupt events are latched.
```

```
PUSH.B
                  &P1IN
         BIC.B
                  @SP,&P1IFG
                               ; Reset only accepted flags
         EINT
                               ; Preset port 1 interrupt flags stored on stack
                                ; other interrupts are allowed
         BIT
                  #Mask,@SP
                                ; Flags are present identically to mask: jump
         JEO
                  MaskOK
MaskOK
         BIC
                  #Mask,@SP
         . . . . . .
         INCD
                  SP
                                ; Housekeeping: inverse to PUSH instruction
                                ; at the start of interrupt subroutine. Corrects
                                ; the stack pointer.
         RETI
```

NOTE: Enable Interrupt

The instruction following the enable interrupt instruction (EINT) is always executed, even if an interrupt service request is pending when the interrupts are enable.



3.4.6.21 INC

*INC[.W] Increment destination

*INC.B Increment destination

Syntax INC dst or INC.W dst

INC.B dst

Operation $dst + 1 \rightarrow dst$

Emulation ADD #1,dst

Description The destination operand is incremented by one. The original contents are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if dst contained 0FFFh, reset otherwise Set if dst contained 0FFh, reset otherwise

C: Set if dst contained 0FFFh, reset otherwise Set if dst contained 0FFh, reset otherwise

V: Set if dst contained 07FFh, reset otherwise Set if dst contained 07Fh, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The status byte, STATUS, of a process is incremented. When it is equal to 11, a branch

to OVFL is taken.

INC.B STATUS CMP.B #11,STATUS

JEQ OVFL



3.4.6.22 INCD

*INCD[.W] Double-increment destination

*INCD.B Double-increment destination

Syntax INCD dst or INCD.W dst

INCD.B dst

Operation $dst + 2 \rightarrow dst$

Emulation ADD #2,dst

ADD.B #2,dst

The destination operand is incremented by two. The original contents are lost. Example

Status Bits N: Set if result is negative, reset if positive

Z: Set if dst contained 0FFFEh, reset otherwise

Set if dst contained 0FEh, reset otherwise

C: Set if dst contained 0FFFEh or 0FFFFh, reset otherwise

Set if dst contained 0FEh or 0FFh, reset otherwise

V: Set if dst contained 07FFEh or 07FFFh, reset otherwise

Set if dst contained 07Eh or 07Fh, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

The item on the top of the stack (TOS) is removed without using a register. Example

> PUSH ; R5 is the result of a calculation, which is stored

> > ; in the system stack

INCD ; Remove TOS by double-increment from stack SP

; Do not use INCD.B, SP is a word-aligned register

RET

The byte on the top of the stack is incremented by two. Example

> INCD.B O(SP); Byte on TOS is increment by two



3.4.6.23 INV

*INV[.W] Invert destination

*INV.B Invert destination

Syntax INV dst

INV.B dst

Emulation XOR #0FFFFh, dst

XOR.B #0FFh,dst

Description The destination operand is inverted. The original contents are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if dst contained 0FFFFh, reset otherwise

Set if dst contained 0FFh, reset otherwise

C: Set if result is not zero, reset otherwise (= .NOT. Zero) Set if result is not zero, reset otherwise (= .NOT. Zero)

V: Set if initial destination operand was negative, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Content of R5 is negated (twos complement).

MOV #00AEh,R5 ; R5 = 000AEh INV R5 ; Invert R5, R5 = 0FF51h INC R5 ; R5 is now negated, R5 = 0FF52h

Example Content of memory byte LEO is negated.

MOV.B #0AEh,LEO ; MEM(LEO) = 0AEh
INV.B LEO ; Invert LEO, MEM(LEO) = 051h
INC.B LEO ; MEM(LEO) is negated, MEM(LEO) = 052h



3.4.6.24 JC, JHS

Status Bits

JC Jump if carry set

JHS Jump if higher or same

Syntax JC label

JHS label

If C = 1: PC + 2 offset → PC Operation

If C = 0: execute following instruction

The status register carry bit (C) is tested. If it is set, the 10-bit signed offset contained in Description

the instruction LSBs is added to the program counter. If C is reset, the next instruction

following the jump is executed. JC (jump if carry/higher or same) is used for the comparison of unsigned numbers (0 to 65536).

Status bits are not affected.

Example The P1IN.1 signal is used to define or control the program flow.

> #02h,&P1IN ; State of signal -> Carry

JC PROGA ; If carry=1 then execute program routine A

; Carry=0, execute program here

Example R5 is compared to 15. If the content is higher or the same, branch to LABEL.

> CMP #15,R5

JHS LABEL ; Jump is taken if R5 >= 15 ; Continue here if R5 < 15



3.4.6.25 JEQ, JZ

JEQ, JZ Jump if equal, jump if zero

Syntax JEQ label

JZ label

Operation If Z = 1: PC + 2 offset \rightarrow PC

If Z = 0: execute following instruction

Description The status register zero bit (Z) is tested. If it is set, the 10-bit signed offset contained in

the instruction LSBs is added to the program counter. If Z is not set, the instruction

following the jump is executed.

Status Bits Status bits are not affected.

Example Jump to address TONI if R7 contains zero.

TST R7 ; Test R7

JZ TONI ; if zero: JUMP

Example Jump to address LEO if R6 is equal to the table contents.

CMP R6, Table (R5) ; Compare content of R6 with content of

; MEM (table address + content of R5)

 ${\tt JEQ} \hspace{0.5cm} {\tt LEO} \hspace{0.5cm} ; \hspace{0.5cm} {\tt Jump \ if \ both \ data \ are \ equal}$

.....; No, data are not equal, continue here

Example Branch to LABEL if R5 is 0.

TST R5 JZ LABEL

.



www.ti.com Instruction Set

3.4.6.26 JGE

JGE Jump if greater or equal

Syntax JGE label

If (N .XOR. V) = 0 then jump to label: PC + 2 P offset $\rightarrow PC$ Operation

If (N .XOR. V) = 1 then execute the following instruction

The status register negative bit (N) and overflow bit (V) are tested. If both N and V are **Description**

set or reset, the 10-bit signed offset contained in the instruction LSBs is added to the program counter. If only one is set, the instruction following the jump is executed.

This allows comparison of signed integers.

Status Bits Status bits are not affected.

When the content of R6 is greater or equal to the memory pointed to by R7, the program Example

continues at label EDE.

@R7,R6 ; R6 >= (R7)?, compare on signed numbers

JGE ; Yes, R6 >= (R7) ; No, proceed

.



3.4.6.27 JL

JL Jump if less

Syntax JL label

Operation If (N .XOR. V) = 1 then jump to label: PC + 2 offset \rightarrow PC

If (N .XOR. V) = 0 then execute following instruction

Description The status register negative bit (N) and overflow bit (V) are tested. If only one is set, the

10-bit signed offset contained in the instruction LSBs is added to the program counter. If

both N and V are set or reset, the instruction following the jump is executed.

This allows comparison of signed integers.

Status Bits Status bits are not affected.

Example When the content of R6 is less than the memory pointed to by R7, the program

continues at label EDE.

CMP @R7,R6 ; R6 < (R7)?, compare on signed numbers

.



www.ti.com Instruction Set

3.4.6.28 JMP

JMP Jump unconditionally

Syntax JMP label

Operation $PC + 2 \times offset \rightarrow PC$

Description The 10-bit signed offset contained in the instruction LSBs is added to the program

counter.

Status Bits Status bits are not affected.

Hint This one-word instruction replaces the BRANCH instruction in the range of –511 to +512

words relative to the current program counter.



3.4.6.29 JN

JN Jump if negative

Syntax JN label

Operation if N = 1: PC + 2 \times offset \rightarrow PC

if N = 0: execute following instruction

Description The negative bit (N) of the status register is tested. If it is set, the 10-bit signed offset

contained in the instruction LSBs is added to the program counter. If N is reset, the next

instruction following the jump is executed.

Status Bits Status bits are not affected.

ExampleThe result of a computation in R5 is to be subtracted from COUNT. If the result is negative, COUNT is to be cleared and the program continues execution in another path.

SUB R5,COUNT ; COUNT - R5 -> COUNT JN L\$1 ; If negative continue with COUNT=0 at PC=L\$1

; Continue with COUNT>=0

.

L\$1 CLR COUNT

.



3.4.6.30 JNC, JLO

JNC Jump if carry not set

JLO Jump if lower

Syntax JNC label

JLO label

if C = 0: PC + 2 offset \rightarrow PC Operation

if C = 1: execute following instruction

The status register carry bit (C) is tested. If it is reset, the 10-bit signed offset contained Description

in the instruction LSBs is added to the program counter. If C is set, the next instruction following the jump is executed. JNC (jump if no carry/lower) is used for the comparison

of unsigned numbers (0 to 65536).

Status Bits Status bits are not affected.

Example The result in R6 is added in BUFFER. If an overflow occurs, an error handling routine at

address ERROR is used.

```
R6,BUFFER
                             ; BUFFER + R6 -> BUFFER
        JNC
                 CONT
                             ; No carry, jump to CONT
ERROR
                              ; Error handler start
        . . . . . .
```

.

CONT ; Continue with normal program flow

Branch to STL2 if byte STATUS contains 1 or 0. Example

```
CMP.B
        #2,STATUS
```

STL 2 ; STATUS < 2 JLO

; STATUS >= 2, continue here



3.4.6.31 JNE, JNZ

JNE Jump if not equal

JNZ Jump if not zero

Syntax JNE label

JNZ label

Operation If Z = 0: PC + 2 a offset \rightarrow PC

If Z = 1: execute following instruction

Description The status register zero bit (Z) is tested. If it is reset, the 10-bit signed offset contained in

the instruction LSBs is added to the program counter. If Z is set, the next instruction

following the jump is executed.

Status Bits Status bits are not affected.

Example Jump to address TONI if R7 and R8 have different contents.

CMP R7,R8 ; COMPARE R7 WITH R8 JNE TONI ; if different: jump ; if equal, continue



www.ti.com Instruction Set

3.4.6.32 MOV

MOV[.W] Move source to destination

MOV.B Move source to destination

Syntax MOV src,dst or MOV.W src,dst

MOV.B src,dst

Description The source operand is moved to the destination.

The source operand is not affected. The previous contents of the destination are lost.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The contents of table EDE (word data) are copied to table TOM. The length of the tables

must be 020h locations.

```
MOV
              #EDE,R10
                                        ; Prepare pointer
                                        ; Prepare counter
       MOV
              #020h,R9
                                       ; Use pointer in R10 for both tables
Loop
       MOV
             @R10+,TOM-EDE-2(R10)
       DEC
             R9
                                       ; Decrement counter
       JNZ
                                        ; Counter not 0, continue copying
             Loop
                                        ; Copying completed
       . . . . . .
       . . . . . .
```

Example

The contents of table EDE (byte data) are copied to table TOM. The length of the tables should be 020h locations

```
MOV
                #EDE,R10
                                       ; Prepare pointer
                #020h,R9
                                       ; Prepare counter
       MOV
       MOV.B
                @R10+,TOM-EDE-1(R10) ; Use pointer in R10 for
Loop
                                       ; both tables
       DEC
             R9
                                       ; Decrement counter
       JNZ
             Loop
                                       ; Counter not 0, continue
                                       ; copying
                                       ; Copying completed
       . . . . . .
       . . . . . .
```



3.4.6.33 NOP

*NOP No operation

Syntax NOP

Operation None

Emulation MOV #0, R3

Description No operation is performed. The instruction may be used for the elimination of instructions

during the software check or for defined waiting times.

Status Bits Status bits are not affected.

The NOP instruction is mainly used for two purposes:

- · To fill one, two, or three memory words
- · To adjust software timing

NOTE: Emulating No-Operation Instruction

Other instructions can emulate the NOP function while providing different numbers of instruction cycles and code words. Some examples are:

```
MOV
    #0,R3
                  ; 1 cycle, 1 word
MOV
     0(R4),0(R4)
                 ; 6 cycles, 3 words
    @R4,0(R4)
                  ; 5 cycles, 2 words
MOV
                  ; 4 cycles, 2 words
BIC #0,EDE(R4)
                  ; 2 cycles, 1 word
JMP
     $+2
BIC #0,R5
                  ; 1 cycle, 1 word
```

However, care should be taken when using these examples to prevent unintended results. For example, if $\texttt{MOV} \ \ \texttt{0} \ (\texttt{R4}) \ , \ \ \texttt{0} \ (\texttt{R4})$ is used and the value in R4 is 120h, then a security violation occurs with the watchdog timer (address 120h), because the security key was not used.



3.4.6.34 POP

*POP[.W] Pop word from stack to destination

*POP.B Pop byte from stack to destination

Syntax POP dst

POP.B dst

@SP → temp Operation

 $SP + 2 \rightarrow SP$

 $temp \rightarrow dst$

Emulation MOV @SP+, dst or MOV.W @SP+, dst

MOV.B @SP+,dst

The stack location pointed to by the stack pointer (TOS) is moved to the destination. The Description

stack pointer is incremented by two afterwards.

Status Bits Status bits are not affected.

Example The contents of R7 and the status register are restored from the stack.

> POP ; Restore R7

POP SR ; Restore status register

The contents of RAM byte LEO is restored from the stack. Example

; The low byte of the stack is moved to LEO.

The contents of R7 is restored from the stack. Example

> POP.B ; The low byte of the stack is moved to R7, ; the high byte of R7 is 00h

Example

The contents of the memory pointed to by R7 and the status register are restored from the stack.

```
POP.B
                ; The low byte of the stack is moved to the
        0(R7)
                ; the byte which is pointed to by R7
                ; Example:
                            R7 = 203h
                            Mem(R7) = low byte of system stack
                  Example:
                            R7 = 20Ah
                            Mem(R7) = low byte of system stack
POP
                ; Last word on stack moved to the SR
        SR
```

NOTE: The System Stack Pointer

The system stack pinter (SP) is always incremented by two, independent of the byte suffix.



3.4.6.35 PUSH

PUSH[.W] Push word onto stack
PUSH.B Push byte onto stack

Syntax PUSH src or PUSH.W src

PUSH.B src

Operation SP - 2 \rightarrow SP

 $\mathsf{src} \to @\mathsf{SP}$

Description The stack pointer is decremented by two, then the source operand is moved to the RAM

word addressed by the stack pointer (TOS).

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The contents of the status register and R8 are saved on the stack.

PUSH SR ; save status register

PUSH R8 ; save R8

Example The contents of the peripheral TCDAT is saved on the stack.

PUSH.B &TCDAT ; save data from 8-bit peripheral module,

; address TCDAT, onto stack

NOTE: System Stack Pointer

The System stack pointer (SP) is always decremented by two, independent of the byte suffix.



3.4.6.36 RET

*RET Return from subroutine

Syntax RET

 $@SP \rightarrow PC$ Operation

 $\mathsf{SP} + \mathsf{2} \to \mathsf{SP}$

Emulation MOV @SP+,PC

Description The return address pushed onto the stack by a CALL instruction is moved to the

program counter. The program continues at the code address following the subroutine

call.

Status Bits Status bits are not affected.



3.4.6.37 RETI

RETI Return from interrupt

Syntax RETI

Operation $TOS \rightarrow SR$

 $SP + 2 \rightarrow SP$

 $TOS \rightarrow PC$

 $SP + 2 \rightarrow SP$

Description The status register is restored to the value at the beginning of the interrupt service

routine by replacing the present SR contents with the TOS contents. The stack pointer

(SP) is incremented by two.

The program counter is restored to the value at the beginning of interrupt service. This is the consecutive step after the interrupted program flow. Restoration is performed by replacing the present PC contents with the TOS memory contents. The stack pointer

(SP) is incremented.

Status Bits N: Restored from system stack

Z: Restored from system stack

C: Restored from system stack

V: Restored from system stack

Mode Bits OSCOFF, CPUOFF, and GIE are restored from system stack.

Example Figure 3-14 illustrates the main program interrupt.




Figure 3-14. Main Program Interrupt



www.ti.com Instruction Set

3.4.6.38 RLA

*RLA[.W] Rotate left arithmetically

*RLA.B Rotate left arithmetically

Syntax RLA dst or RLA.W dst

RLA.B dst

Operation C <- MSB <- MSB-1 LSB+1 <- LSB <- 0

Emulation ADD dst,dst

ADD.B dst,dst

DescriptionThe destination operand is shifted left one position as shown in Figure 3-15. The MSB is shifted into the carry bit (C) and the LSB is filled with 0. The RLA instruction acts as a signed multiplication by 2.

An overflow occurs if $dst \ge 04000h$ and dst < 0C000h before operation is performed: the result has changed sign.




Figure 3-15. Destination Operand - Arithmetic Shift Left

An overflow occurs if $dst \ge 040h$ and dst < 0C0h before the operation is performed: the result has changed sign.

Status Bits

N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Loaded from the MSB

V: Set if an arithmetic overflow occurs:

the initial value is 04000h ≤ dst < 0C000h; reset otherwise

Set if an arithmetic overflow occurs:

the initial value is 040h ≤ dst < 0C0h; reset otherwise

Mode Bits

OSCOFF, CPUOFF, and GIE are not affected.

Example

R7 is multiplied by 2.

RLA R7 ; Shift left R7 (x 2)

Example

The low byte of R7 is multiplied by 4.

RLA.B R7 ; Shift left low byte of R7 (x 2) RLA.B R7 ; Shift left low byte of R7 (x 4)

NOTE: RLA Substitution

The assembler does not recognize the instruction:

RLA @R5+, RLA.B @R5+, or RLA(.B) @R5

It must be substituted by:

ADD @R5+,-2(R5), ADD.B @R5+,-1(R5), or ADD(.B) @R5 $\,$



3.4.6.39 RLC

*RLC[.W] Rotate left through carry *RLC.B Rotate left through carry **Syntax**

RLC dst or RLC.W dst

RLC.B dst

C <- MSB <- MSB-1 LSB+1 <- LSB <- C Operation

Emulation ADDC dst, dst

The destination operand is shifted left one position as shown in Figure 3-16. The carry Description bit (C) is shifted into the LSB and the MSB is shifted into the carry bit (C).




Figure 3-16. Destination Operand - Carry Left Shift

Status Bits

N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Loaded from the MSB

V: Set if an arithmetic overflow occurs

the initial value is 04000h ≤ dst < 0C000h; reset otherwise

Set if an arithmetic overflow occurs:

the initial value is 040h ≤ dst < 0C0h; reset otherwise

Mode Bits

OSCOFF, CPUOFF, and GIE are not affected.

Example

R5 is shifted left one position.

RLC ; $(R5 \times 2) + C -> R5$

Example

The input P1IN.1 information is shifted into the LSB of R5.

RTT R #2,&P1IN ; Information -> Carry RLC R5 ; Carry=P0in.1 -> LSB of R5

Example

The MEM(LEO) content is shifted left one position.

RLC.B ; $Mem(LEO) \times 2 + C \rightarrow Mem(LEO)$ T.EO

NOTE: RLC and RLC.B Substitution

The assembler does not recognize the instruction:

RLC @R5+, RLC @R5, or RLC(.B) @R5

It must be substitued by:

ADDC @R5+,-2(R5), ADDC.B @R5+,-1(R5), or ADDC(.B) @R5



3.4.6.40 RRA

Rotate right arithmetically RRA[.W]

RRA.B Rotate right arithmetically

Syntax RRA dst or RRA.W dst

RRA.B dst

 $\mathsf{MSB} \to \mathsf{MSB}, \, \mathsf{MSB} \to \mathsf{MSB-1}, \, ... \, \, \mathsf{LSB+1} \to \mathsf{LSB}, \, \mathsf{LSB} \to \mathsf{C}$ Operation

Description

The destination operand is shifted right one position as shown in Figure 3-17. The MSB is shifted into the MSB, the MSB is shifted into the MSB-1, and the LSB+1 is shifted into the LSB.




Figure 3-17. Destination Operand – Arithmetic Right Shift

Status Bits

- N: Set if result is negative, reset if positive
- Z: Set if result is zero, reset otherwise
- C: Loaded from the LSB

V: Reset

Mode Bits

OSCOFF, CPUOFF, and GIE are not affected.

Example

R5 is shifted right one position. The MSB retains the old value. It operates equal to an arithmetic division by 2.

```
; R5/2 -> R5
RRA
      R5
    The value in R5 is multiplied by 0.75 (0.5 + 0.25).
PUSH
         R5
                    ; Hold R5 temporarily using stack
RRA
         R5
                    ; R5 x 0.5 -> R5
ADD
         @SP+,R5
                    ; R5 x 0.5 + R5 = 1.5 \times R5
RRA
                      (1.5 \times R5) \times 0.5 = 0.75 \times R5
. . . . . .
```

Example

The low byte of R5 is shifted right one position. The MSB retains the old value. It operates equal to an arithmetic division by 2.

```
RRA.B
                  ; R5/2 -> R5: operation is on low byte only
                  ; High byte of R5 is reset
PUSH.B
                  ; R5 x 0.5
                             ->
RRA.B
         @SP
                  ; TOS x 0.5 = 0.5 x R5 x 0.5 = 0.25 x R5 -> TOS
ADD.B
        @SP+,R5
                 ; R5 x 0.5 + R5 x 0.25 = 0.75 x R5 -> R5
```



3.4.6.41 RRC

RRC[.W] Rotate right through carry

RRC.B Rotate right through carry

Syntax RRC dst or RRC.W dst

RRC dst

 $\textbf{Operation} \hspace{1cm} \textbf{C} \rightarrow \textbf{MSB} \rightarrow \textbf{MSB-1} \; \; \textbf{LSB+1} \rightarrow \textbf{LSB} \rightarrow \textbf{C}$

DescriptionThe destination operand is shifted right one position as shown in Figure 3-18. The carry

bit (C) is shifted into the MSB, the LSB is shifted into the carry bit (C).




Figure 3-18. Destination Operand - Carry Right Shift

Status Bits N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Loaded from the LSB

V: Reset

Mode Bits OSCOFF, CPUOFF, and GlEare not affected.

Example R5 is shifted right one position. The MSB is loaded with 1.

SETC ; Prepare carry for MSB RRC R5 ; R5/2 + 8000h -> R5

Example R5 is shifted right one position. The MSB is loaded with 1.

SETC ; Prepare carry for MSB

RRC.B R5; $R5/2 + 80h \rightarrow R5$; low byte of R5 is used



www.ti.com Instruction Set

3.4.6.42 SBC

*SBC[.W] Subtract source and borrow/.NOT. carry from destination

*SBC.B Subtract source and borrow/.NOT. carry from destination

Syntax SBC dst or SBC.W dst

SBC.B dst

Operation $dst + 0FFFFh + C \rightarrow dst$

 $dst + 0FFh + C \rightarrow dst$

Emulation SUBC #0, dst

SUBC.B #0,dst

Description The carry bit (C) is added to the destination operand minus one. The previous contents

of the destination are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB of the result, reset otherwise.

Set to 1 if no borrow, reset if borrow.

V: Set if an arithmetic overflow occurs, reset otherwise.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 16-bit counter pointed to by R13 is subtracted from a 32-bit counter pointed to by

R12.

SUB @R13,0(R12) ; Subtract LSDs

SBC 2(R12); Subtract carry from MSD

Example The 8-bit counter pointed to by R13 is subtracted from a 16-bit counter pointed to by

R12.

SUB.B @R13,0(R12) ; Subtract LSDs

SBC.B 1(R12) ; Subtract carry from MSD

NOTE: Borrow Implementation

The borrow is treated as a .NOT. carry:

Borrow Carry bit

Yes 0 No 1



3.4.6.43 SETC

*SETC Set carry bit

Syntax SETC

Operation $1 \rightarrow C$

Emulation BIS #1,SR

Description The carry bit (C) is set.

Status Bits N: Not affected

Z: Not affected

C: Set

V: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Emulation of the decimal subtraction:

Subtract R5 from R6 decimally

Assume that R5 = 03987h and R6 = 04137h

DSUB ADD #06666h,R5; Move content R5 from 0-9 to 6-0Fh

; R5 = 03987h + 06666h = 09FEDh INV R5 ; Invert this (result back to 0-9)

; R5 = .NOT. R5 = 06012h

SETC ; Prepare carry = 1

DADD R5,R6; Emulate subtraction by addition of:

; R6 = 0150h

; (010000h - R5 - 1) ; R6 = R6 + R5 + 1



3.4.6.44 SETN

*SETN Set negative bit

Syntax SETN

Operation $1 \rightarrow N$

Emulation BIS #4,SR

The negative bit (N) is set. Description

Status Bits N: Set

> Z: Not affected C: Not affected V: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.



3.4.6.45 SETZ

*SETZ Set zero bit

Syntax SETZ

Emulation BIS #2,SR

Description The zero bit (Z) is set.

Status Bits N: Not affected

Z: Set

C: Not affected V: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.



3.4.6.46 SUB

SUB[.W] Subtract source from destination

SUB.B Subtract source from destination

Syntax SUB src,dst or SUB.W src,dst

SUB.B src,dst

Operation dst + .NOT.src + 1 → dst

 $[(dst - src \rightarrow dst)]$

Description The source operand is subtracted from the destination operand by adding the source

operand's 1s complement and the constant 1. The source operand is not affected. The

previous contents of the destination are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB of the result, reset otherwise.

Set to 1 if no borrow, reset if borrow.

V: Set if an arithmetic overflow occurs, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

See example at the SBC instruction. Example

See example at the SBC.B instruction. Example

NOTE: Borrow Is Treated as a .NOT.

The borrow is treated as a .NOT. carry: Carry bit **Borrow** Yes 0

> 1 No



3.4.6.47 SUBC, SBB

SUBC[.W], SBB[.W] Subtract source and borrow/.NOT. carry from destination

SUBC.B, SBB.B Subtract source and borrow/.NOT. carry from destination

Syntax SUBC src,dst or SUBC.W src,dst or

SBB src,dst or SBB.W src,dst SUBC.B src,dst or SBB.B src,dst

Operation $dst + .NOT.src + C \rightarrow dst$

or

 $(dst - src - 1 + C \rightarrow dst)$

Description The source operand is subtracted from the destination operand by adding the source

operand's 1s complement and the carry bit (C). The source operand is not affected. The

previous contents of the destination are lost.

Status Bits N: Set if result is negative, reset if positive.

Z: Set if result is zero, reset otherwise.

C: Set if there is a carry from the MSB of the result, reset otherwise.

Set to 1 if no borrow, reset if borrow.

V: Set if an arithmetic overflow occurs, reset otherwise.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Two floating point mantissas (24 bits) are subtracted.

LSBs are in R13 and R10, MSBs are in R12 and R9.

SUB.W R13,R10 ; 16-bit part, LSBs SUBC.B R12,R9 ; 8-bit part, MSBs

Example The 16-bit counter pointed to by R13 is subtracted from a 16-bit counter in R10 and

R11(MSD).

SUB.B @R13+,R10 ; Subtract LSDs without carry SUBC.B @R13,R11 ; Subtract MSDs with carry ... ; resulting from the LSDs

NOTE: Borrow Implementation

The borrow is treated as a .NOT. carry:

Borrow

Carry bit

Yes

0

No 1



www.ti.com Instruction Set

3.4.6.48 SWPB

SWPB Swap bytes

SWPB dst **Syntax**

Bits 15 to 8 \leftrightarrow bits 7 to 0 Operation

Description The destination operand high and low bytes are exchanged as shown in Figure 3-19.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.




Figure 3-19. Destination Operand - Byte Swap

Example MOV #040BFh,R7 ; 0100000010111111 -> R7

SWPB R7 ; 10111111101000000 in R7

Example The value in R5 is multiplied by 256. The result is stored in R5,R4.

SWPB

MOV R5,R4 ; Copy the swapped value to R4

BIC #0FF00h,R5 ; Correct the result ; Correct the result BIC #00FFh,R4



3.4.6.49 SXT

SXT Extend Sign

Syntax SXT dst

Operation Bit $7 \rightarrow$ Bit $8 \dots$ Bit 15

Description The sign of the low byte is extended into the high byte as shown in Figure 3-20.

Status Bits N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Set if result is not zero, reset otherwise (.NOT. Zero)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.




Figure 3-20. Destination Operand - Sign Extension

Example

R7 is loaded with the P1IN value. The operation of the sign-extend instruction expands bit 8 to bit 15 with the value of bit 7.

R7 is then added to R6.

```
MOV.B &P1IN,R7 ; P1IN = 080h: .... 1000 0000
SXT R7 ; R7 = 0FF80h: 1111 1111 1000 0000
```



3.4.6.50 TST

*TST[.W] Test destination

*TST.B Test destination

Syntax TST dst or TST.W dst

TST.B dst

dst + 0FFFFh + 1 Operation

dst + 0FFh + 1

Emulation CMP #0,dst

CMP.B #0,dst

The destination operand is compared with zero. The status bits are set according to the Description

result. The destination is not affected.

Status Bits N: Set if destination is negative, reset if positive

Z: Set if destination contains zero, reset otherwise

C: Set V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

R7 is tested. If it is negative, continue at R7NEG; if it is positive but not zero, continue at Example

R7POS.

TST R7 ; Test R7 JN R7NEG ; R7 is negative R7ZERO ιTZ ; R7 is zero R7POS ; R7 is positive but not zero

R7NEG ; R7 is negative R7ZERO ; R7 is zero

Example The low byte of R7 is tested. If it is negative, continue at R7NEG; if it is positive but not

zero, continue at R7POS.

TST.B ; Test low byte of R7 R7 JN R7NEG ; Low byte of R7 is negative JΖ R7ZERO ; Low byte of R7 is zero

R7POS ; Low byte of R7 is positive but not zero

; Low byte of R7 is negative R7NEG R7ZERO ; Low byte of R7 is zero



3.4.6.51 XOR

XOR[.W] Exclusive OR of source with destination

XOR.B Exclusive OR of source with destination

Syntax XOR src,dst or XOR.W src,dst

XOR.B src,dst

Operation $\operatorname{src} .XOR. \operatorname{dst} \to \operatorname{dst}$

Description The source and destination operands are exclusive ORed. The result is placed into the

destination. The source operand is not affected.

Status Bits N: Set if result MSB is set, reset if not set

Z: Set if result is zero, reset otherwise

C: Set if result is not zero, reset otherwise (= .NOT. Zero)

V: Set if both operands are negative

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The bits set in R6 toggle the bits in the RAM word TONI.

XOR R6, TONI ; Toggle bits of word TONI on the bits set in R6

Example The bits set in R6 toggle the bits in the RAM byte TONI.

XOR.B R6, TONI ; Toggle bits of byte TONI on the bits set in

; low byte of R6

Example Reset to 0 those bits in low byte of R7 that are different from bits in RAM byte EDE.

XOR.B EDE,R7 ; Set different bit to "1s"
INV.B R7 ; Invert Lowbyte, Highbyte is 0h