

Computer Architecture		
1. Programmed I/O cont'd:		
Disadvantage:		
The main disadvantage of this technique is the busy-waiting of the CPU while checking the status of the I/O units.		
The CPU performs both I/O operations:		
a) Checking the status of the I/O units.		
While checking the status, the CPU cannot run other programs (busy-waiting).		
b) Data transfer is also performed by the CPU (The data goes over the CPU).		
Advantage:		
 This technique is simple. Additional hardware units are not necessary. When the CPU does not have any tasks other than performing I/O operations or 		
 If the CPU cannot execute another program without performing the I/O operation, 		
then busy-waiting is not a problem.		
For such systems, programmed I/O is a simple and suitable technique for I/O operations.		
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info 2013 - 2020 Feza BUZLUCA 3.6		


Computer Architecture	License: https://creativecommons.org/licenses/by-nc-nd/4.0/
 Interrupt-Driven I/O: In the interrupt-driven techniqu interrupt request if it is ready. 	ie, the CPU sets the I/O interface to send an
Advantage:	
The CPU does not need to chec problem does not exist.	ck the status continuously. The "busy- waiting"
The CPU can run other prograr or sending to a peripheral.	ns while the I/O interface is receiving data from
The I/O interface will then int ready to exchange data with tl	terrupt the processor to request service when it is he CPU.
	urrent program, runs the interrupt service routine xecuted, and then resumes its former processing.
	s not check the status, but it is still the • to perform the data transfer.
Disadvantage:	
	wn overhead (saving the return address, program s performing some other operations) (Section 4).
At the end of the service rout	ine, return address and program status are read.
performed very frequently.	itable for applications where I/O operations are
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info	CO O O O 2013 - 2020 Feza BUZLUCA 3.7


Computer Architecture		
3.Direct Memory Access (DMA):		
In the programmed and interrupt-driven techniques, the CPU is responsible for transferring data between memory and I/O interfaces.		
The CPU must execute a number of instructions for each I/O transfer.		
The direct memory access (DMA) technique involves an additional hardware module on the system bus, called the DMA controller (DMAC).		
The DMAC is capable of acting as the CPU and of taking over control of the system bus from the processor.		
When the CPU needs to read or write a block of data, it initializes the DMAC by sending the necessary information (address, size, transfer mode etc.).		
Thus, it delegates responsibility for the I/O operation to the DMAC.		
The CPU can continue with its other programs during the transfer of data.		
The data does not go through the CPU.		
The DMAC uses the system bus only when the processor does not need it, or it must force the processor to suspend the bus operations temporarily.		
The DMA technique is suitable for applications where large volumes of data are transferred and I/O operations are performed very frequently.		
An additional hardware module (DMAC) is necessary.		
DMA is explained in Section 5.		
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info 2013 - 2020 Feza BUZLUCA 3.8		

		le for checking the status of for transferring the data.
Task Method	Check the status of the I/O interface	Data transfer between I/O interface and memory
Programmed I/O:	CPU (Program)	CPU (Program)
Interrupt driven I/O:	Interrupt Mechanism	CPU (ISR)
Direct Memory Access:	DMAC	DMAC

Computer Architecture		
Problems: 3.4 Asynchronous Data Transfer:		
a) Has the sender sent the data (Is the data on the data bus valid)? b) Has the receiver received the data (Is the receiver busy)?		
 Strobe Control: a) Source-initiated strobe : 	1	
Data	Data Valid Data	
Source Strobe Destination	Strobe (Source) 3	
	ined according the speed of the destination. destination has really received the data.	
b) Destination-initiated strobe:	Strobe (1)	
Source Strobe Destination	(Destination) Data 2 Valid Data 4	
Time to transfer (sample) the data from the bus is predetermined according the		
speed of the source. The destination does not know whethe	r the source has really sent the data.	
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info	2013 - 2020 Feza BUZLUCA 3.10	


Computer Architecture		
2. Handshaking:		
a) Source-initiated:	Data <u>1</u> Valid Data <u>5</u>	
Data		
Source Data valid Destination	Data valid (Source) 2 4	
	Data accepted 3 6 (Destination)	
The source waits for the "Data accepted" signal. To avoid "infinite waiting" when the destination does not respond with a "Data accepted" signal due to an error, a time-out mechanism must be used.		
b) Destination-initiated:	Ready 1 4	
	(Destination) 2 6 Data Valid Data	
Ready/busy	Data valid (Sourc <u>e)</u> 3 5	
The destination waits until the "Data valid" signal is received. To avoid infinite waiting, a time-out mechanism is necessary.		
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info	2013 - 2020 Feza BUZLUCA 3.11	







Computer Architecture		
3.5.2 Asynchronous bus operations with handshaking		
For example, the MC68000 access the memory (and I/O interfaces) using the asynchronous handshaking mechanism.		
It can also use the strobe mechanism that is synchronized with the clock signal (E) like the processors of the 68xx family.		
Address Bus A23-A1	Address line A0 is used inside the processor to control two other signals: UDS' and LDS'.	
Data Bus	The data bus is 16 bits wide. However, its upper and lower 8-bit parts can also be used separately.	
	Asynchronous	
	Bus Control	
	6800 Peripheral/memory control	
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info	2013 - 2020 Feza BUZLUCA 3.14	

Computer Architecture		
 Control Signals of MC68000 used for memory access AS' (Address Strobe): It is asserted (active low) by the processor to indicate that a valid memory address exists on the address bus. It starts the bus cycle. First handshaking signal. 		
 UDS' (Upper Data Strobe) and LDS' (Lower Data Strobe): They determine the size of the data being accessed (word or byte). Word: Both are asserted (low). Byte (odd address): LDS' asserted, D0-D7 used Byte (even address): UDS' asserted, D8-D15 used 		
 DTACK' (Data Transfer Acknowledge): Handshaking input pin of 68000 Handshake signal generated by the device (memory/interface) being accessed indicates that the data bus contents are valid and that the 68000 may proceed with the data transfer. 		
 VPA' (Valid Peripheral Address): This input informs the 68k that it has addressed a 6800 peripheral and that the data transfer should be synchronized with the E clock. If VPA' is asserted during a bus operation (AS' is active), the 68000 acts 		
like a 68xx and uses VMA and E signals to access the peripheral.	5	
http://www.buzluca.info		







Computer Architecture


Avoiding Infinite Waiting


MC68000 has an exception input called **BERR**' (*Bus Error*) that can be asserted by an external logic if an error in the current bus cycle is detected.


If this input is asserted (active 0) the 68000 terminates the current bus cycle, saves the current status into the stack (accessed address, current instruction etc.), and jumps to an exception handler program.


BERR' will be explained in the chapter "Exceptions".

To avoid infinite waiting a counter can be connected to the BERR' as shown below: If the bus cycle takes (AS' stays active) longer than expected, BERR' is asserted.









Computer Architecture			
Function Code Outputs in MC68000			
MC68000 has 3 outputs that indicate the type of the operations:			
Function Codes Outputs: FC2, FC1, FC0.			
These outputs get valid values in each bus cycle (when AS' is asserted) and			
indicate the type of the operation. User and supervisor modes			
FC2 FC1 FC0	Description:	explained in section 4.5.1 Privilege	
	Undefined (Reserved)	Modes.	
0 0 1	User Mode, Data access (User Data) User Mode, Program access (User Program)		
0 1 0			
0 1 1	Undefined (Reserved)		
1 0 0	Undefined (Reserved)		
1 0 1		access (Supervisor Data)	
1 1 0	Supervisor Mode, Program access (<i>Supervisor Program</i>) Interrupt Acknowledge		
1 1 1			
These outputs can be used in address decoding.			
• Access to specific devices and memory addresses can be restricted. These			
addresses can be accessed only in supervisor mode.			
 Separate memory spaces can be created for programs and data. 			
http://akademi.itu.edu.tr/en/buzluca http://www.buzluca.info			

