Computer Architecture	License: https://creativecommons.org/licenses/by-nc-nd/4.0/
2. TI	he Pipeline
In pipelining , m ultiple tasks	(for example, instructions) are executed in parallel.
To use the pipelining approac	ch efficiently
1. We must have tasks that	are <u>repeated</u> many times on different data.
 Tasks must be divided int performed <u>in parallel</u>. 	o <u>small pieces</u> (operations or actions) that can be
Example of a pipeline: an aut	omobile assembly line.
The task	
• is the construction of a co	ar,
 is repeated many times for 	r different cars,
 consists of some operation 	ns, such as attaching the doors, attaching the tires.
Each operation	
• has its own station in the	pipeline (assembly line).
• is performed in parallel wi	ith other operations but on a different car.
e.g., while a worker is at attaching the tires of th	taching the doors of the i th car, another worker is ne (i+1) st car at the same time.
http://akademi.itu.edu.tr/en/buzluca/	2013 - 2021 Feza BUZLUCA 2.1







Example (cont'd):

- In this example, the task is decomposed into 3 operations: Reading, multiplication, and addition.
- We assume that arrays are in separate memory modules, which can be read in parallel.
- We start to read elements of array C one clock cycle after reading A and B.

Functioning of the pipeline with three stages:

Clock cycle	1. Stage (Read)	2. Stage(Multiply)	3.Stage (Add)
	R1 R2	R3 R4	R5
1	$ \begin{array}{cccc} A_1 & B_1 \\ A_2 & B_2 \\ A_3 & B_3 \\ A_4 & B_4 \\ A_5 & B_5 \end{array} $		-
2		A ₁ *B ₁ C ₁	-
3		A ₂ *B ₂ C ₂	A ₁ *B ₁ + C ₁ (First result)
4		A ₃ *B ₃ C ₃	A ₂ *B ₂ + C ₂ (2nd result)
5		A ₄ *B ₄ C ₄	A ₂ *B ₂ + C ₂ (3rd result)
Note:	5 5		

- Assuming that the time to access the memory is significantly shorter than the durations of the other operations and the data is always ready to be read, reading is not treated as a separate operation.
- In this case, the pipeline could be designed with two stages which perform only arithmetical operations: multiplication and addition.

Computer Archite	Computer Architecture													
2.2 Space-Time Diagram of a pipeline with four stages														
Space-time diagrams (or timing diagrams) show which task is currently being processed in which stage of the pipeline.														
In the exempl are the row la	In the exemplary diagram below, clock cycles (steps) are the column labels, stages are the row labels (Si) , and task numbers (Ti) are the table entries.													
Example: (4 stages)		Tim	e →	Cloc	k Cyc	les (steps	;)						
	_	1	2	3	4	5	6	7						
	51	T1	T2	Т3	T4	T5	T6							
Jes	52		T1	T2	Т3	T4	T5	T6						
itaç	53			T1	T2	Т3	T4	T5						
co O	54				T1	T2	Т3	T4						
						•								
The 1s clock c	The 1st task (T1) is completed in 4 clock cycles (number of stages k=4). is completed in each clock cycle.													
Four task	s (T4) hav	e be	en co	mplet	ted ir	ı 7 cl	ock c	ycles.					
http://akademi.itu.edu http:// www.buzluca.iu	u.tr/en/bi nfo	uzluca/					©		2013 - 2021 Feza BUZLUCA 2.6					

Com	nputer Architecture License: https://creativecommons.org/licenses/by-nc-nd/4.0/											
	Space-Time Diagram of a pipeline with four stages, cont'd											
We	We could also construct the space-time diagram in an alternative way.											
In th	In the diagram below, clock cycles (steps) are the column labels, tasks (Ti) are the											
1000		стэ, t	und 5	ruges	-(31)	ure i				æ. _		
			Tim	e	a	a 1				The	e 1st task (T1) is completed in 4	
				\rightarrow (Clock	Cycl	es (s1	reps)		1	ck cycles (number of stages k=4)	
			1	2	3	4	5	- 6	7			
		T1	51	52	53	S4*´					After the k th cycle, a new task	
	<u></u>	T2		51	52	53	S44				is completed in each clock cycle	
	las	Т3			51	52	53	S4 ⁻		Į.		
		T4				51	52	53	54			
	_			-								
	70	ur to	isks (14) ł	iave I	been	comp	letec	in /	clo	ck cycles.	
http://a	akad www	lemi.itu. v.buzluo	.edu.tr/e ca.info	en/buzlu	ca/				6)0	SO 2013 - 2021 Feza BUZLUCA 2.7	



Computer Architecture Speedup: k: number of stages in the pipeline t_p: cycle time n: number of tasks t_n : time required for a task without pipelining Calculation of the total time required for n tasks: k cycles required to complete the first task (T1). Time: T(1) = k·t_p
 remaining n-1 tasks require (n-1) cycles. → Total time required for n tasks: T(n) = (k+n-1)tp Execution time **without** the pipeline Execution time **with** the pipeline Speedup: S =If the number of tasks increases significantly : $n \rightarrow \infty$, $S_{n \rightarrow \infty} = \frac{t_n}{t_n}$ If we assume $t_n = k \cdot t_p$, (If it were possible to divide the main task into k equal small operations and ignore the register delays, the cycle time would be $t_0 = t_n / k$.) S_{max} = k (Theoretical maximum speedup)

Computer Architecture							
Comments on speedup: To improve the performance of the pipeline, tasks must be divided into <u>small</u> and <u>balanced</u> operations with equal (or at least similar) durations. If the durations of the operations are short, then the clock cycle (t _p) can be short. Remember: The slowest stage determines the clock cycle.							
 Effects of increasing the number of stages of a pipeline: Advantage: If the task can be divided into many small operations, increasing the number of stages can lower the clock cycle (t_n), and consequently the speedup increases. 							
S Imm $\frac{t_n}{t_p}$ S max= k (Theoretical)Disadvantages:• The cost of the pipeline increases. At each stage of the pipeline, there is some overhead (cost, energy, space) because of registers and additional connections.• The completion time of the first task increases. T(1) = k·tp• Branch penalties in the instruction pipeline caused by control hazards increase. We will discuss branch penalties in the section "2.5 Pipeline hazards".							
While designing a pipeline, these advantages and disadvantages should be taken into consideration.							

Computer Architec	ture								
Effects of task partitioning on the speedup: If the task can be partitioned into small operations with small durations then a faster clock signal (shorter cycle time) can be used. Assume that we have a task T with a total duration of 100 ns. Assume that we can decompose this task in different ways. Case A: We partition the task into 2 equal stages.									
_	S1 = 50ns	S2 = 50ns							
T:									
If the delay of Case B : We t	of the registers is 5 m	s, then the clock cycle is $t_p = 50+5 = 55$ ns							
	S1 = 25ns $S2 = 25ns$	$S_{3} = 50 \text{ ns}$							
т: [
The clock cycle is $t_p = 50+5 = 55$ ns (slowest stage $\tau_M = 50$ ns) Although the pipeline has more stages, there is no speed improvement compared to case A, because t_p is still 55 ns. Besides, the cost of the pipeline has increased. Also, the completion time of the first task has increased. T(1) = k·t _p									
	.tr/en/buzluca/ fo	2013 - 2021 Feza BUZLUCA 2.11							



Computer Architecture	Dimputer Architecture License: https://creativecommons.org/licenses/by-nc-nd/4.0/												
2.4 Instruction Pipeline (Instruction-Level Parallelism)													
During the execution of each instruction the CPU repeats some operations.													
The processing required	The processing required for a single instruction is called an instruction cycle.												
An instruction cycle is ge decoding, operand fetch,	An instruction cycle is generally composed of these stages: instruction fetch and decoding, operand fetch, execution, interrupt. (See the figure on 1.18)												
The simplest instruction	pipeline can be cor	nstructed with tw	o stages:										
1) Fetch and decode ins	truction 2) Fet	ch operands and e	execute instruction										
When the main memory is instruction, this time can the execution of the curr	s not being access be used to fetch rent one.	ed during the exe the next instruct	cution of an ion in parallel with										
Example:													
Cycle: <u>1</u>	2	3	4										
Instr. 1 Fetch, decode	Operand, exec.												
Instr. 2	Fetch, decode	Operand, exec.											
Instr. 3	K	Fetch, decode	Operand, exec.										
		A											
The potential overlap amo	ong instructions is	called instruction	1-level parallelism.										
Remember: To gain more durations.	speedup, the pipel	ine must have mo	re stages with short										
http://akademi.itu.edu.tr/en/buzluca/ http:// www.buzluca.info		CO O O O 2013 - 2	021 Feza BUZLUCA 2.13										

Instruction Pipeline (cont'd)

The instruction cycle can be decomposed into 6 operations to gain more speedup:

- 1. Fetch instruction (FI): Read the next expected instruction into a buffer.
- 2. Decode instruction (DI): Determine the opcode and the operand specifiers.
- 3. Calculate addresses of operands (CO): Calculate the effective address.
- 4. Fetch operands (FO): Fetch each operand from memory.
- 5. Execute instruction (EI): Perform the indicated operation.
- 6. Write operand (WO): Store the result in memory.

Such fine-grained decomposition may not significantly increase the performance because of the following problems :

- The various stages will be of different durations (unbalanced).
- Some instructions do not need all stages.
- Different segments may need the same resources (e.g., memory) at the same time.

Therefore, some operations can be combined into the same stage so that a pipeline with fewer (for example 4 or 5), balanced stages is constructed. For example, the 80486 had 5 stages.

There are also processors that include instruction pipelines with more stages. For example, Pentium 4 family processors have a pipeline with 20 stages. In these processors, internal operations are decomposed into microoperations.

@ 0 8 9 2013 - 2021 Feza BUZLU



5.7.	1 An	(exer	nplar	y) ins	truct	ion p	ipeline	: (cont'd)
A) Ideal Case:	No br	ranch	es, no	oper	and c	lepen	dencie	s in the program
Timing diagram	for t	he ex	kempl	ary i	nstru	ction	pipeli	ne (ideal case):
Clock cycles								The first instruction
nstructions (Tasks	1	2	3	4	5	6	7	has been completed.
1	FI	DA	FO	EX∢				4 cycles The pipeline is full.
2		FI	DA	FO	EX			
3			FI	DA	FO	EX		After just one cycle,
4				FI	DA	FO	EX	has been completed.
The first instruc After the 4 th cyc If the number of nstruction appro	tion w .le, a r instr aches	vas co new ir vuctiou 1 cyc	mplet istruc ns app :le (sl	ted in ction i proac ide 2	4 cy is con hes ir 9 "Sj	cles (H nplete nfinity peedu	<=4). ed in ed /, the p").	ach cycle. completion time of an

Computer Architecture											
2.4.1 An (exemplary) instruction pipeline (cont'd) B) Pipeline Hazards (Conflicts) B.1 Data Conflict (Operand dependency):											
The operand of c	n instruction de	epends	on th	ie res	ult o	f another instruction					
Example :											
C Instr	lock cycles ructions 1	2	3	4	5	R2 is updated.					
ADD R1, R2 (R2	(← R1+R2) FI	DA	FO	EX		Operand					
SUB R2 , R3 (R3	€	FI	DA	FO	EX	dependency					
						Previous value (not valid) of R2 is being fetched.					
To prevent the p applied.	To prevent the program from running incorrectly, a solution mechanism must be applied.										
For example: The pipeline can be stopped (stall), or NOOP (No Operation) instructions can be inserted.											
We will discuss p and Solutions".	ossible solution	s in th	e sec	tion "	2.5 P	ipeline Hazards (Conflicts)					
http://akademi.itu.edu.tr/en/b	ouzluca/		6	006	90	2013 - 2021 Feza BUZLUCA 2.17					

Computer Architecture								
2.4.1 An (exemplary) instruction pipeline (cont'd) B.2 Control Hazards (Branches, Interrupts):								
Since a pipeline processes instructions in parallel, during the processing of a branch instruction, the next instruction in the memory that should be actually skipped also enters the pipeline.								
Here, a solution mechanism is necessary; otherwise, the instruction(s) that should be skipped according to the program will also be executed.								
Example:								
1. Instruction_1	Unconditional branch (or jump) instruction (BRA / JUMP)							
2. JUMP Target 3. Instruction_3< :	Next instruction in the memory According to the program, it should be skipped .							
4. Target Instruction_4 <	Target of the branch (target instruction)							
During the processing of the unconditional branch instruction JUMP, Instruction_3 is also fetched into the pipeline. To prevent the program from running incorrectly, the pipeline must be stopped (stall) or emptied before Instruction_3 is executed.								
http://akademi.itu.edu.tr/en/buzluca/								

Computer Architectur	Computer Architecture License: https://creativecommons.org/licenses/by-nc-nd/4.0/										
a. Unconditiona	l Bro	Inch		Step	s			After decoding, the type of the instruction			
Clock cycles Instructions	1	2	3	4	5	6	7	is determined: branch!			
Instruction 1	FI	DA	FO	EX				fetched (absolute or			
Instruction 2 JUMP		FI	DA	FO	EX.	4		relative).			
Instruction 3				-	-			Updating the PC (program counter)			
Target Instr. 4						FI,	DA	PC = Target (Target of branch)			
Hazard: This instruction is fetched unnecessarily. It must not be executed. It will (must) be discarded. Hazard: This instruction is Branch penalty! It is necessary to stall or empty the pipeline. (Target of branch)											
After decoding (identification) of the unconditional branch instruction, one possible solution is to stop the "Fetch Instruction" stage (FI) of the pipeline. After the execution of the branch instruction, the target address is written to the program counter (PC), and the pipeline is enabled to fetch new instructions.											
http://akademi.itu.edu.tr/e	en/buzlu	ca/				6		2013 - 2021 Feza BUZLUCA 2.19			

Computer Architecture										
 b. Conditional Branch: For a conditional branch instruction, there are two cases: 1. condition is false (branch is not taken), 2. condition is true (branch is taken) 										
b1. Conditional Branch (if the condition is false):										
If the condition is not true, it is not necessary to stop or empty the pipeline because the execution will continue with the next instruction.										
Clock cycles Instructions	1	2	3	4	5	6	The previous instruction sets			
Instruction 1	FI	DA	FO	EX*						
Conditional bra. 2		FI	DA	FO	EX 🕯		PC is not changed. No branching.			
Instruction 3			,FI	DĄ	FO	EX∢	The instruction following the branch is executed.			
Without conside next instruction	ring is fe	the co tchec	onditio I.	on,	No No	need bran	to empty ch penalty			
 Here, the problem is that the previous instruction must be executed to determine if the condition is true or not (depends on the flags of the CPU). If condition is false (branch is not taken), there is no branch penalty. If condition is true, a solution mechanism is necessary (next slide). 										
http://akademi.itu.edu.tr/e	en/buzlu	ica/				6	() () () (2013 - 2021 Feza BUZLUCA 2.20			



Computer Architecture											
 2.4.2 An Exemplary RISC Processor with Pipelining Instructions are fixed-length (commonly 32 bits). This simplifies fetch and decode operations (advantage in pipelining). Most instructions are register-to-register. Only for load and store operations memory-to-register and register-to-memory instructions are necessary. There are few addressing modes. Some exemplary instructions: 											
ADD ADD	Rs1,Rs2,Rd R3, R4, R12	$\textit{Rd} \leftarrow \textit{Rs1} + \textit{Rs2}$ $\textit{R12} \leftarrow \textit{R3} + \textit{R4}$									
• ADD ADD	Rs,S2,Rd R1, #\$1A, R2	$\textit{Rd} \leftarrow \textit{Rs} + \textit{S2}$ $\textit{R2} \leftarrow \textit{R1} + \textit{\$1A}$	(S2: immediate data)								
• LDL LDL	S2(Rs),Rd \$500(R4), R5	Rd←M[Rs + S2] R5 ← M[R4 + \$500]	Load long (32 bits)								
 STL 	S2(Rs), Rm \$504(R6), R7	M[Rs + S2] ← Rm M[R6 + \$504] ← R7	Store long (32 bits)								
• BRU BRU	Y \$0A	<i>PC←PC</i> + <i>Y</i> <i>PC←PC</i> + \$0A	Unconditional branch Branch relative (Y: Offset)								
• Bcc BGT	• Bcc Y If (cc) then PC←PC + Y Conditional branch BGT \$0A If greater, then PC←PC + \$0A										
http://akademi.itu.edu.tr/	en/buzluca/	080	2013 - 2021 Feza BUZLUCA 2.22								







Computer Architecture
Pipelined RISC Alternatives
 Pipelined RISC Alternatives There are different ways of designing pipelined RISC processors. For example; ARM7 has 3 stages IF: Instruction fetch; DR: Decode and read registers; EX: ALU Operation; access memory (if necessary), write the result to the registers MIPS R3000 has 5 stages MIPS R4000 has 8 stages (superpipelined) ARM Cortex-A8 has 13 stages.
http://akademi.ltu.edu.tr/en/buzluca/

Computer Architecture
An Exemplary 5-Stage RISC Pipeline
In this course, to explain the concepts, we will use an exemplary five-stage RISC load-store architecture :
1. Instruction fetch (IF):
Get instruction from memory, increment PC (depending on the instruction length).
If instruction length is 4 bytes, $PC \leftarrow PC + 4$.
2. Instruction Decode, Read registers (DR)
Translate opcode into control signals and read registers (operands).
3. Execute (EX)
Perform ALU operation, compute jump/branch targets.
4. Memory (ME)
Access memory if needed (only load/store instructions).
5. Write back (WB)
Update register file (write results).
http://akademi.itu.edu.tr/en/buzluca/







Computer Architecture	License: https://creativecommons.org/licenses/by-nc-nd/4.0/
	Stage 3: Execute (EX)
 Read the control register (DR/EX 	bits and data (offset/immediate, RA, RB) from the pipeline .).
• Perform the ALL	J operation.
The ALU also c For example; Ll	calculates memory addresses for LOAD/STORE instructions. DL $$500(R4), R5 R5 \leftarrow M[R4 + $500]$
The immediate	value \$500 is added to the contents of R4 in the ALU.
• Compute target	addresses for the branch instructions
For example: B	GT \$0A If greater, then PC←PC + \$0A
In this exemple calculation.	ary processor, an additional adder is used for target address
 Decide if the jur ALU are used) 	np/branch should be taken (control bits and flags from the
 Write the follow Control bits 	ving data to the pipeline register (EX/ME):
 Result of the 	ALU (D) and flags (F)
 RB for memor Branch target 	y store operations (B) address
http://akademi.itu.edu.tr/en/buzl	
http:// www.buzluca.info	EV NO NO 2013 - 2021 FEZA BUZLUCA 2.31







Computer Architecture										
Timing diagram for the exemplary RISC pipeline (ideal case):										
Ideal Case: No branches, no conflicts										
Ir	Clock cycles structions	1	2	2 3 4 5 6 7 8		The first instruction has been completed.				
	1	IF	DR	ΕX	ME	WB	(Pipeline is full.
	2		IF	DR	ΕX	ME	WB			
	3			IF	DR	ΕX	ME	WB		Just after one cycle, the second instruction has
	4				IF	DR	ΕX	ME	WB	Deen completed.
The first instruction was completed in 5 cycles (k = 5). After the 5 th cycle, a new instruction is completed in each cycle. If the number of instructions approaches infinity, the completion time of an instruction approaches 1 cycle (see slide 2.9 "Speedup"). IF and ME stages try to access the memory at the same time. To solve the resource conflict problem, separate memories for instruction and date are used (larger or bittesture).										
http://akademi.itu.edu.tr/en/buzluca/										

Compu	tor A	rohito	oturo
COHIDU	пега	юше	ciure

2.5 Pipeline Hazards (Conflicts) and Solutions

There are three types of hazards

1. Resource Conflict (Structural hazard):

A resource hazard occurs when two (or more) instructions that are already in the pipeline need the same resource (memory, functional unit).

2. Data Conflict (Hazard)

Data hazards occur when data is used before it is ready.

3. Control Hazards (Branch, Jump, Interrupt):

During the processing of a branch instruction, the next instruction in the memory that should actually be skipped also enters the pipeline.

Which **target instruction** should be fetched into the pipeline is unknown, unless the CPU executes the branch instruction (updating the PC).

Conditional branch problem: Until the actual execution of the instruction that alters the flag values, the flag values are unknown (greater?, equal?), so it is impossible to determine if the branch will be taken.

Stalling solves all these conflicts but it reduces the performance of the system. There are more efficient solutions.



ICA 2.3

License:

2.5.1. Resource Conflict (Structural hazard):

A resource hazard occurs when two (or more) instructions that are already in the pipeline need the same resource (memory, functional unit).

a) Memory conflict: "An operand read to or write from memory cannot be performed in parallel with an instruction fetch."

Solutions:

- Instructions must be executed serially rather than in parallel for a portion of the pipeline (*stall*). (Performance drops.)
- Harvard architecture: Separate memories for instructions and data.
- Instruction queue or cache memory: There are times during the execution of an instruction when main memory is not being accessed. This time could be used to prefetch the next instruction and write it to a queue (instruction buffer).

b) Functional unit (ALU, FPU) conflict.

Solutions:

- Increasing available functional units and using multiple ALUs.
- For example, different ALUs can be used address calculation and data operations.

<u>©©©</u>

• Fully pipelining a functional unit (for example, a floating point unit FPU)

p://akademi.ttu.edu.tr/en/buziuca/ p:// www.buziuca.info

Computer Architecture 2.5.2. Data Conflict (Hazard): Data hazards occur when data is used before it is ready. If the problem is not solved, the program may produce an incorrect result because of the use of pipelining. Example: $R3 \leftarrow R1 + R2$ ADD R1, R2, R3 SUB R3, R4, R5 $R5 \leftarrow R3 - R4$ Result of ADD is written to the register file (R3). Data dependency in the pipeline Clock cycles 3 6 2 4 Instructions 1 ADD R1,R2,R3 WB IF DR EX ME SUB R3,R4,R5 IF DR EX ME WB SUB reads R3 before it has been updated. R3 does not contain the result of the previous ADD instruction; it has not been processed in WB yet. **@ 0**89



Computer /	Architecture														
Solutions to Data Hazards: A) Stalling, Hardware interlock (Hardware-based solution):															
An additional hardware unit tracks all instructions (control bits) in the pipeline registers and stops (stalls) the instruction fetch (IF) stage of the pipeline when a hazard is detected.															
The instruction that causes the hazard is delayed (not fetched) until the conflict is solved.															
Example	Clock cycles	1	2	3	4	5	6	7	8	9	First write to R3,				
	ADD R1,R2,R3	IF	DR	EX	ME	WB⋖					then read it. Write and read				
	SUB R3,R4,R5		IF	-	-	-	DR≮	ĒΧ	ME	WB	in different clock cycles.				
Da IF/I	ta conflict is dete DR.Rs1 == DR/EX	ctec .Rd		Pipeli 3-cloo	ne is ck-cy	stalle cles c	.d. Ielay				- 14 - 2 ⁴ - 24 - 24 - 24 - 24 - 24 - 24 - 24 -				
 Stalling the pipeline: IF/DR register is disabled (no update). Control bits of the NOOP (<i>No Operation</i>) instruction are inserted into the DR stage. The PC is not updated 															
http://akadem	ii.itu.edu.tr/en/buzluca/					6)06	Θ			Feza BUZLUCA 2.40				

Solutions to Data Hazards (cont'd):

Fixing the register file access hazard:

The register file can be accessed in the same cycle for reading and writing. Data can be written in the first half of the cycle (rising edge) and read in the second half (falling edge).

This method reduces the waiting (stalling) time from 3 cycles to 2 cycles.





Computer Architec	Computer Architecture License: https://creativecommons.org/licenses/by-nc-nd/4.0/										
Operand forwarding (Bypassing) from EX/ME to ALU (cont'd): If the hazard unit detects that the destination of the previous ALU operation is the same register as the source of the current ALU operation, the control logic selects the forwarded result (bypass) as the ALU input, rather than the value from the register.											
Example:	Clock cycles Instructions	1	2	3	4	5					
ADD R1, R2, R	<mark>3</mark> ; R3←R1 + R2	IF	DR	ΕX	ME	WB					
SUB R3 , R4, R5	SUB R3 , R4, R5; R5←R3 - R4			DR	EX ME						
Previous value (not valid) of R3 is fetched. This invalid value will not be used in the EX cycle. The control unit of the pipeline selects the output of the previou ALU operation (<i>bypass</i>) as the input, not the value that has bee read in the DR stage (A Select = 0											
If it is possible to solve the register conflict by forwarding, it is not necessary to stall the pipeline. The performance does not drop.											
http://akademi.itu.edu	tr/en/buzluca/			6	00	9 201	3 - 2021 Feza BUZLUCA 2.43				

Compute	er Architecture											
Soluti Load-u	on to load-use use data haza	e data rd:	hazard using	Ope	rand	for	ward	ding	(Вур	assing)		
Example: Example:												
				Lo	ad-u	ise c	lata	hazo	ird/			
			Clock cycles Instructions	1	2	3	4	5	6			
LDL	\$500(R4), <mark>R1</mark>	R1 ←	- <i>M</i> [R4 + \$500]	IF	DR	ΕX	ME	WB				
ADD	<mark>R1</mark> , R2, R3	R3 ←	- R1 + R2		IF	DR	ΕX	ME	WB			
	ADD reads R1 before it has been updated. The value in R1 is not valid .											
http://akac	lemi.itu.edu.tr/en/buzlu v.buzluca.info	ca/		6						UZLUCA 2.44		



Load_use data hazard (cont'd): Solution with forwarding + 1 cycle stalling Example:										
Solution with forwarding (+stalling)										
	Clock cycles Instructions	1	2	3	4	5	6	7		
LDL	<u>\$500(R4), R1</u>	IF	DR	ΕX	ME	WB				
ADD	R1, R2, R3		IF		DR	ΕX	ME	WB		
The previous value (not valid) of R1 is fetched. This invalid value will not be used in the EX cycle. The control unit of the pipeline selects the forwarding path as the input, not the value that has been read in the DR stage.										

Comp	outer Architecture									
	5	Soluti	ons t	o Dat	ta Ho	azard	s (co	ont'd):	
C) 1	C) Inserting NOOP (No Operation) instructions (Software-based):									
The effect of this solution is similar to stalling the pipeline.										
The compiler inserts NOOP instructions between the instructions that cause the data hazard.										
Exa	mple:									
	Clock cycles Instructions	1	2	3	4	5	6	7	8	
	ADD R1,R2,R3	IF	DR	ΕX	ME	<mark>∠</mark> ₩B_				First write to R3
Inse	rted by NOOP		IF	DR	ΕX	ME	WB			<pre>in the first half, then read it in the</pre>
the	compiler NOOP			IF	DR	EX	ME	WB		second half.
	SUB R3,R4,R5				IF	DR	ΈX	ME	WB	
Since NOOP is a machine language instruction of the processor, it is processed in the pipeline just like other instructions.										
The	The performance drops because of the delay caused by the NOOP instructions.									
http://a	kademi.itu.edu.tr/en/buzl www.buzluca.info	uca/				6			2013 -	2021 Feza BUZLUCA 2.47

Computer Architecture										
Solutions to Data Hazards (cont'd): D) Optimized Solution (Software-based):										
The compiler rearranges the program and moves certain instructions (if possible) between the instructions that cause the data hazard.										
This rearrangement must not change the algorithm or cause new conflicts.										
Example: STL \$00(R6), R1 $M[R6 + $00] \leftarrow R1$ STL \$04(R6), R2 $M[R6 + $04] \leftarrow R2$ ADD R1, R2, R3 $R3 \leftarrow R1 + R2$ SUB R3, R4, R5 $R5 \leftarrow R3 - R4$ Write to R3 in the first half, read it in										
	Clock cycles Instructions	1	2	3	4	5	6	.7	,8	the second half.
	ADD R1,R2,R3	IF	DR	ΕX	ME	WB				
Moved by	STL \$00(R6), R1		IF	DR	ΕX	ME	WB	1		
the compiler	STL \$04(R6), R2			IF	DR	EX	MÉ	WB		
	SUB R3,R4,R5				IF	DR ^L	EX	ME	WB	
The performance is improved. There is no delay caused by NOOP instructions (or stalling).										
http://akademi.itu.eo	du.tr/en/buzluca/	http://akademi.itu.edu.tr/en/buzluca/ @@@@@ 2013 - 2021 Feza BUZLUCA 2.48								

Computer Architecture	License: https://creativecommons.org/licenses/by-nc-nd/4.0/
2.5.3. Control Hazards (Br	anches, Interrupts):
In the exemplary RISC procest branch/jump instructions:	sor, the following operations are performed for the
• The target address for the Execution (EX) stage (slide	branch (jump) instruction is calculated in the 2.32).
• The target address is writte	en to the EX/ME pipeline register.
 The branch decision is made flags that are determined a 	e in the Memory (ME) stage based on the values of fter the execution in the EX stage (slide 2.32).
• After the EX stage, the res address are sent to Stage 1	sult of the decision (PC_Select) and the target (IF).
• In the IF stage, the next in PC is updated (slide 2.29).	struction the PC points to is fetched first, then the
During these operations, the ne branch) are fetched into the p	ext instructions in sequence (not the target of ipeline.
However, if the branch is take	n, these instructions should be skipped.
In this case, either a hardware solutions (delayed branch) mus	e unit must empty the pipeline, or compiler-based t be applied.
The unnecessary instructions n WB stage because the register	nust be stopped before they are processed in the rs of the CPU are changed in that stage.
http://akademi.itu.edu.tr/en/buzluca/	@ 0 8 9 2013 - 2021 Feza BUZLUCA 2.49

Computer Architecture									
Conditional Branch Hazards	:								
Example:									
100 SUB R1, R2, R1	R1 ← R1 - R2	$R1 \leftarrow R1 - R2$							
104 BGT \$1C	Branch if greater (\$108 + \$1C = \$124 Target address)								
108 ADD R [‡] , R1, R2									
110 STL \$ \$00(R5) R2	These instruct	ions should b	e skipped	1					
114 LDL \$0A(R6), R1	I The branch is	s iuken.							
124 STL \$00(R6), R2 Target of BGT									
Remember: Bcc conditional	branch instructio	ons check the	e flag valu	 ies generate	d				
by the last ALO operation.			1	71 . NI					
(Negative) V (Overflow) on	ction (signed cond z (Zero)	nparison) che	ecks the t	lags N					
(Negarive), V (Over How), and Z (Zero). Overflow (V) Sign (N) Zero (Z) Comparison									
After the operation	X (not important)	Positive (0)	YES (1)	A=B					
$\mathbf{R} = \mathbf{A} - \mathbf{B}$	NO (0)	Positive (0)	NO (0)	A>B					
the table on the right is	NO (0)	Negative (1)	NO (0)	A <b< td=""><td></td></b<>					
signed integers	YES (1)	Positive (0)	NO (0)	A <b< td=""><td></td></b<>					
Signed integer 5.	YES (1)	Negative (1)	NO (0)	A>B					
http://akademi.itu.edu.tr/en/buzluca/ http:// www.buzluca.info			3 - 2021 Feza	BUZLUCA 2.	50				

Computer Architectur	e												
Conditional Brain Example (conting	nch Hazards (co d): If the branc	nt'd h is): take	en									
The target addr has been calcula the EX/ME regi	ted in EX and writ ster.	\$124) ten to) 0	The is m "Ta	: brar 1ade (ke th	ich de Afte e bra	ecisio r EX nch"	on).	The [.] sent	targe fron	et ac 1 the	ldres EX/	is is 'ME
	Instructions			·				'L	, egis		2	510	ge.
	SUB R1, R2, F	R1 [°]	I۴	DR	EX	MÉ	WB			1			
	BGT \$1C			IF	DR	EX>	ME	WB	, l				
These	ADD R1, R1, F	R2			ÍF	DR	ΕX	ME	WB				
instructions should be	ADD R3, R4, F	R2				IF	DR	ΈX	ME	₩B			
skipped.	STL \$00(R5),	R2					ĬĘ7	DR	EX	ME	₩B		
[™] `Tạrge	t: STL \$00(R6), I	R2				de la construcción de la constru		ĨŁ	DR	ΕX	ME	WB	
						Υ <u>Γ.</u>)					
The pipeline must (emptied by hardw compiler-based so applied.	be stalled vare), or a lution must be	Th th PC	ie PC e end C← \$1	is up of t 24 (1	dateo he IF Targe	d at t)		The of E	targ BGT i	jet ir s fet	istru tche	ictioi d.	1
In the case of a	stall, the branc l	h pei	nalty	is a	3 cy	cles	for ·	this	exei	npla	ry C	PU.	
http://akademi.itu.edu.tr/e	en/buzluca/			6		90 10 ND	2013	2021	Feza	BUZLI	JCA	2.5	51

Computer Architectu Conditional Bro Example (cont	ure anch Hazards (cont d): If the branch	r'd): is N	10	T ta	ken			T	he t	arge	t ada	dress	is
The target add has been calcul the EX/ME reg	ress (\$108 + \$1C = \$1 ated in EX and writte ister.	24) n to		The t is ma "NO	oranc de (A branc	h dec Ifter ch"	ision EX).	s r T u is	ent t egist his c sed, s NO	rom er ti iddre becc T ta	the o IF ess is iuse ken.	EX/N stage s not brand	η ς ε. ch
	SUB R1, R2, R1	i i	ÎF	DR.	EX	ME	WB			1	,		
	BGT \$1C		- 1	IF	DR	EX>	ME	WB	1	<i></i>			
	ADD R1, R1, R2	2			IF	DR	ΕX	ME	ŴB				
	ADD R3, R4, R2	2				IF	DR/	ΈX	ME	WВ			
	STL \$00(R5), R	2					ĬF7	DR	ΕX	ME	WB		
	LDL \$0A(R6), R	1						ĨŁ	DR	ΕX	ME	WB	
	The end PC← Not the	PC is of th - PC the bran	s up ne I +1 (tar ich.	dateo F. Next get o	d at t instru	he uction)		Ne sec	xt in juend	stru ce.	ctior	n in	
If the brand	ch is not taken, thei /en/buzluca/	re is	no	brai	nch p G (C)	oenal [.] ∋⊜	ty. 2013 -		Feza	BUZL	UCA	2.5	52



Computer Arc	chitecture)												
Reducing t	he bro	anch p	enalty	(cont	'd):									
Conditional	branc	h (cor	nt'd):I	fbro	anch i	s tal	ken							
Example:	The t been The l	target calcula oranch	address (ited. decision	(\$108 has b	+\$1C beenm	= \$1 ade (24) h In E>	as ().	T Se	he ta ent to	rget the	add IF	ress stage	is 2.
		Instru	ictions											
		SUB	R1, R2	, R1	IF	DR	ĘX	ME	WB					
		BGT	\$1C			IF	DR	ЕX	ME	ŴВ				
These instru	uctions	ADD	R1, R1,	R2			IF	DRI	EX	ME	₩B			
should be sk	ipped.	ADD	R3, R4,	R2				IF	ÐR	EX	ME	₩B		
	farget:	STL	\$00(R6)	, <mark>R2</mark>		>		1	IF	DR	ΕX	ME	WB	
								Ý _F ,						
The pipeline (emptied by compiler-bas	must b hardwo sed solu	oe stallo are), or ution m	ed a ust be		The P the e PC←	C is (nd of \$124	updat the (Targ	ed at IF. jet)		Th of	e ta BG1	rget is f	instı etch	ruction ed.
applied.														
In the case	e of a s	stall, t	he bran	ch p	enalty	/ is	2 су	cles	for	this	exe	mplo	ary p	ipeline.
http://akademi.it	u.edu.tr/ei	n/buzluca/	1			(@	3 0	2013		Feza	a BUZ	LUCA	2.54



Computer Architecture									
Reducing the branch penalty (con Unconditional branch (cont'd):	ıt'd):								
Example:									
The target address (\$10 been calculated.	8 + \$1	C = \$	6124) h	as	T Se	he ta ent ta	rget o the	addı IF s	ress is Stage.
Instructions									
SUB R1, R2, R1	IF	DF	R EX	ME	WB				
BRU \$1C		IF	DR	EX,	ME	WB			
Should be skipped. ADD R1, R1, R2			IF	ÐR	EX	ME	₩B		
Target: STL \$00(R6), R2				IF	DR	EX	ME	WB	
					·····;				
The pipeline must be stalled (emptied by hardware), or a compiler-based solution must be applied.	The the PC←	PC 15 end o - \$12	updat f the] 4 (Targ	ed at IF. Iet)		Th of	e tar BRU	rget i is fe	instruction etched.
For the unconditional branch instr moving the address calculation ope	uctio eratio	n, th on to	e bra the D	nch)R st	p ena age.	lty i	s 1	cycl	e after
http://akademi.itu.edu.tr/en/buzluca/			\odot	80	2013			a BUZL	LUCA 2.56



Computer Architecture									
Solutions t	to Control (Branch) Ha	zard	s (c	ont'd):			
B) Inserting NOOP (N The compiler inserts NO The effect of this solu	o Operation) instr DOP instructions a tion is similar to st	uctic fter alling	o ns (the the	Soft bran pipe	ware ch in eline.	-bas stru	ed): ctioi	٦.	
Example: Unconditional	branch, address c	alcul	atior	n is ii	1 DR	stag	e		
The 1	target address has be	een co	alcula	ted.	T Se	he to ent to	rget o the	addı IF s	ress is stage.
	Instructions								
	SUB R1, R2, R1	IF	DR	ΕX	ME	WB	ef		
	BRU \$1C		IF	DR	EX	ŴЕ	WB		
Inserted by the compiler.	NOOP			IFy	DR	EX	ME	WB	
Target	t: STL \$00(R6), R2				IF v	D R	ΕX	ME	WB
									······
	The PC is the end of PC \leftarrow Targ	updat the et	ed at IF.		Tł of	ne ta BRL	rget J is f	instr etch	ruction ed.
http://akademi.itu.edu.tr/en/buzluca/		6	00	e 2)21 Fe	za BU	ZLUC	2.58

Computer Architec	ture											
B) Inserting The number o number of sto	NOOP (No Operatic f NOOP instructions Ill cycles required.	n) in that	stru neec	c tion I to E	s (co be in:	ont'c serte	l): ed d	eper	nd or	n the		
Example: Conc addr	ditional branch; ess calculation and bi	ranch	ı dec	ision	s are	e in E	EX (s	lide	2.5	3).		
In this case, 2	stall cycles are nece	ssary	. Th	eref	ore,	2 NC	OOPs	s are	e ins	erte	d.	
Th be	e target address (\$108 en calculated.	+ \$1C	C = \$1	24) h	as	T Se	he to ent to	irget o the	add 2 IF	ress stage	S	
	e branch decision has b	een m	aae (TUE	0.							
	Instructions											
	SUB R1, R2, R1	IF	DR	ĘΧ	ME	WB	1	1				
	BGT \$1C		IF	DR	ЕX	ME	ŴВ					
Inserted by the	NOOP			IF	DRI	ΕX	ME	WB				
compiler.	NOOP				IF	DR	ΕX	ME	WB			
Targe	et: STL \$00(R6), R2					IF	DR.	ΕX	ME	WB		
	The F of th	PC is u e IF.	ipdat PC	ed at ← T	the e arget	end	Tł of	ne ta BG1	rget Γ is f	instr etche	uction ed.	
http://akademi.itu.edu.	tr/en/buzluca/		0	æ) 🛈	S 0	2013		1 Feza	a BUZ	LUCA	2.59	

Computer Archite	cture										
C) Optimized	Solutions to Control (Branch) Hazards (cont'd): C) Optimized Solution (Software-based):										
to immediate	r rearrange ly after the	s the pr e branch	ogram and m instruction.	oves	cert	tain i	instru	uctio	ons (if po	ssible)
This rearran	gement mus	t not ch	ange the algo	orith	im or	cau	se ne	ew co	onfli	cts.	
Example: (Uncondition	al branc	h, address co	alculo	ation	is ir	DR :	stag	e		
SUB R BRU \$1 ADD R3 STI \$00	1, R2, R1 C , R4, R2 0(R6), R2	The target address has been calculated. The target address is sent to the IF stage. Instructions					ss is age.				
•••	-	Instru	ctions	-	<u>`</u>		111				
		BRU	\$1C		DR	÷ΕΧ	ME	wв			
Moved by t	ne compiler.	_{,∂} SUB	R1, R2, R1		IF	DR	EX	ME	WB		
	Targ	et: STL	\$00(R6), R2		and the second	IF_{\sphericalangle}	DR	ΕX	ME	WB	
This instru before the updates th The progr If the opt	uction is fetc e branch inst he PC. am is not cha imized solu	hed ruction nged. tion is po	The PC is u the end of PC ← Targ pssible, there	ıpdat the et e i s r	ed at IF. 10 br	ancl	Th of n per	e tar BRU	get is fe	instru etche	uction d.
http://akademi.itu.edu	i.tr/en/buzluca/		0	0	90			Feza	BUZLL	JCA	2.60

License:

C) Optimized Solution (cont'd):

The number of instructions to be moved depends on the number of necessary stall cycles.

This rearrangement must not change the algorithm or cause new conflicts.

Example: Conditional branch, address calculation and branch decisions are in EX. In this case 2 stall cycles are necessary. Therefore, 2 instructions must be moved after the branch instruction.

These 2 instructions can be moved to immediately after the branch instruction	0F8 LDL 0FC ADD 100 SUB 104 BGT 108 ADD 10C ADD 110 STL 114 LDL 124 STL	\$00(R5), R7 R0, R7, R7 R1, R2, R1 \$1C R1, R1, R2 R3, R4, R2 \$00(R5), R2 \$00(R5), R1 \$00(R6), R2	This instruction cannot be moved after BGT, because it alters the condition bits.
http://akademi.itu.edu.tr/en/buzluca/ http:// www.buzluca.info		000 2013	2021 Feza BUZLUCA 2.61

Computer Architecture

Important points about changing the order of the instructions:

- An instruction **from before** the branch can be placed immediately after the branch.
 - The branch (condition or address) must not depend on the moved instruction.
 - This method (if possible) always improves the performance (compared to inserting NOOP).
 - Especially for conditional branches, this procedure must be applied carefully.

If the condition that is tested for the branch is altered by the immediately preceding instruction, then the complier cannot move this instruction to after the branch.

Other possibilities:

The compiler can select instructions to move

- From branch target
- Must be OK to execute moved instruction even if the branch is not taken
- Improves performance when branch is taken
- From fall through (else)
- Must be OK to execute moved instruction even if the branch is taken
- Improves performance when branch is not taken

@ 0 8 8 2013 - 2021 Feza BUZ

Solutions to Control (Branch) Hazards (cont'd):

D) Branch Prediction:

Remember: The existence of branch/jump instructions in the program causes two main problems:

1. The CPU does **not know the target instruction** to fetch into the pipeline until it calculates the target address of the branch instruction.

 $PC \leftarrow PC + offset$

Later stages of the pipeline (not IF stage) carry out this calculation. Options:

- a) If address calculation is in EX and result is sent from EX/ME register to IF stage (slide 2.32), branch penalty = 3 cycles.
- b) If address calculation is in EX and result is directly sent to IF stage (slide 2.53), branch penalty = 2 cycles.
- c) If address calculation is in DR and result is directly sent to IF stage (slide 2.55), branch penalty = 1 cycle (valid for unconditional branch/jump instructions).

To solve this problem, a **branch target table** (slide 2.66) is used to determine the target address in advance.

The branch target table is a cache memory in the IF stage that keeps the addresses of the branch instructions and their target addresses.

<u>©09</u>

Computer Architecture

Branch/jump instructions in the program cause two main problems (cont'd):

 Conditional branch problem: Until the previous instruction is actually executed, it is impossible to determine whether the branch will be taken or not because the values of the flags are not known.

If the branch is not taken, $PC \leftarrow PC + 4$ (1 instruction = 4 bytes for the exemplary RISC processor)

If the branch is taken, $PC \leftarrow PC + offset$

a) If the branch decision logic is in ME stage (after EX) (slide 2.32), branch penalty = 3 cycles.

b) If the branch decision logic is in EX (slide 2.53), branch penalty = 2 cycles.

To solve this problem, prediction mechanisms are used.

When a conditional branch is recognized, a branch prediction mechanism predicts whether the branch will be taken or not.

According to the prediction, either the next instruction in the memory or the target instruction of the branch is prefetched.

If the prediction is correct, there is no branch penalty.

In case of misprediction, the pipeline must be stopped and emptied.



.UCA 2.64

D) Branch Prediction (cont'd):

There are two types of branch prediction mechanisms: static and dynamic.

Static branch prediction strategies:

- a) Always <u>predict not taken</u>: Always assumes that the branch will not be taken and fetches the next instruction in sequence.
- b) Always <u>predict taken</u>: Always predicts that the branch will be taken and fetches the target instruction of the branch.

To determine the target of the branch in advance (without calculation), the **branch target table** is used (slide 2.66).

Studies analyzing program behavior have shown that conditional branches are taken more than 50% of the time.

Therefore, always prefetching from the branch target address should give better performance than always prefetching from the sequential path.

<u>©©©</u>

Computer Architecture Branch target table (BTT): Target Instruction prefetch "Always predict taken" strategy: Always fetches target instruction of the branch. However, the CPU does not know the target instruction to fetch into the pipeline until it calculates the target address of the branch instruction. To determine the target of the branch in advance, the **branch target table** (BTT) is used. In the **branch target table**, addresses of recent branch instructions and their target addresses (where they jump) are kept in a cache memory (Chapter 6). The BTT makes it possible for the target instruction to be prefetched in the 1. stage (IF) without calculating the branch target address. There is a separate row for each branch instruction that has recently run. The number of recent branch instructions stored is limited by the size of the table When a branch instruction runs for the first time, its target address is calculated and written into the BTT. Branch instruction addr. Target address Example: \$A000 \$B000 One row for \$A000 BGT Target each branch instruction that has recently run. \$B000 Target ADD . **@ 0**89

<text><text><section-header><section-header><text><text><text><text>

Computer Architecture

1-bit dynamic prediction scheme:

For each conditional branch instruction (i), a single individual **prediction bit** (p_i) is stored in the branch history table (BHT).

The prediction bit \mathbf{p}_i records only whether the last execution of this instruction (i) resulted in a branch or not.

If the branch was taken last time, the system predicts that the branch will be taken next time.

Algorithm:

Fetch the ith conditional branch instruction

If $(p_i = 0)$ then predict **not to take** the branch, fetch the next instruction in sequence

If $(p_i = 1)$ then predict **to take** the branch, prefetch the target instruction of the branch If the branch is really taken, then $p_i \leftarrow 1$

If the branch is not really taken, then $p_i \leftarrow 0$

The **initial value of \mathbf{p}_i** is determined depending on the case in the first run of the conditional branch instruction.

In the first run, the target address is calculated and stored in the BHT.

During the calculation of the target address, next instructions in sequence (not the target of branch) are fetched into the pipeline. In case of a branch, there will be a branch penalty.

Branch target buffer and branch history table (BHT):

Prediction bits are kept in a high-speed memory location called the **branch history** table (BHT).

For each recent branch instruction in the current program, the BHT stores the address of the instruction, the target address, and the state (prediction) bits.

Each time a conditional branch instruction is executed the associated prediction bits are updated according to whether the branch is taken or not.

These prediction bits direct the pipeline control unit to make the decision the next time the branch instruction is encountered.

If the prediction is that "the branch will be taken", with the help of the target buffer, the target instruction of the branch can be prefetched without calculating the branch address. State



Compute	r Architecture	
Exampl	e: 1-bit dynamic	prediction scheme and loops:
Predict	ion mechanisms ar	re advantageous if there are loops in the program.
Example	2:	
LOOP	counter ← 100 	; register or memory location ; instructions in the loop
	Decrement counter BNZ LOOP 	; counter \leftarrow counter - 1 ; Branch if not zero (conditional branch, it has a p bit) ; Next instruction after the loop
A) <u>We</u> is in the	assume that in th e BHT and the val	e beginning of the given piece of code, the BNZ instruction ue of its p bit is 1 (predict to take the branch).
In the t the pipe	first iteration (st eline will prefetch	ep) of the loop, the prediction at BNZ will be correct and the correct instruction (beginning of the loop).
The p b	it (p=1) is not ch	anged until the last iteration of the loop.
In the l branch; instead The p b As a res	ast iteration of t however, as the continue with the it of BNZ is clear sult, in a loop with	he loop, the p bit is still 1, and the prediction is to take the counter is zero, the program will not jump, and it will e next instruction following the branch (misprediction). ed ($p \leftarrow 0$) because the branch is not taken in the last step. n 100 iterations, there are 99 correct predictions and only
one inco	prrect prediction.	
http://akade	emi.itu.edu.tr/en/buzluca/	2013 - 2021 Feza BUZLUCA 2.70

Example: 1-bit dynamic prediction scheme and loops (cont'd):

B) If in the beginning of the given piece of code, the BNZ instruction is not in the BHT, the system cannot make a prediction in the first run.

After the calculation of the target address of the BNZ, the related information is written into the BHT.

During the calculation of the target address, next instructions in sequence (not the target of branch) are fetched into the pipeline.

In the first run, the branch is taken, and the program jumps to the beginning of the loop, so there will be a branch penalty.

The initial value of **p** becomes 1 (predict that the branch will be taken).

The value of p (p = 1) does not change until the last iteration (step) of the loop.

In the last iteration of the loop, the p bit is still 1, and the prediction is that the branch will be taken; however, as the counter is zero, the program will not jump, and it will instead continue with the next instruction following the branch (misprediction).

The p bit of BNZ is cleared (p \leftarrow 0).

As a result, in a loop with 100 iterations, in the first iteration, a prediction cannot be made. Then, there are 98 correct predictions and one incorrect prediction. In total, there are 2 branch penalties.

0









Problem:	E×ample:	
A CPU has an ins to solve branch h This CPU runs th	truction pipeline, where hardw lazards. e given piece of code below, w	are-based mechanisms are used hich includes two nested loops.
	Counter1 ← 10	
> LOOP1		; Any instructio <u>n</u>
	Counter2 ← 10	
,→LOOP2		; Any instruction
		: Any instruction
	Counter2 \leftarrow Counter2 - 1	
	BNZ LOOP2	: Branch if not zero
		: Instruction after loop2
	Counter1 ← Counter1 - 1	
	BNZ LOOP1	· Branch if not zero
		: Instruction after loop1
or each branch p nd mispredictions ode. Briefly explain you	rediction mechanism, give the for the two branch instructions and the two branch instructions are assults.	number of correct predictions ons (BNZ) in the given piece of

Computer Architecture					
Solution:					
a. Static prediction					
i)	i) Always predict not taken (For this method, a BTT (branch target table) is not necessary)				
	BNZ LOOP1: There is a correct prediction only in the last iteration (exit). Other predictions are incorrect. Correct : 1 Incorrect : 9				
	BNZ LOOP2	OP2: There is a correct prediction only in the last iteration (exit). Other predictions are incorrect. Correct : 10x1 = 10 Incorrect : 10x9 = 90			
	Total:	Correct : 11	Incorrect : 99		
	This method is not suitable for loops.				
http: http:	://akademi.itu.edu.tr/e // www.buzluca.info	en/buzluca/	2013 - 2021 Feza BUZLUCA 2.77		

Computer Architecture					
a. Static prediction (cont'd)					
ii-1) Always predict taken under the assumption that instructions are in the BTT					
BNZ LOOP1: There is a misprediction only in the last iteration (exit). Other predictions are correct.					
		in the last iteration (avit)			
BNZ LOOP2: There is a misprediction only in the last iteration (exit). Other predictions are correct					
	Correct : 10x9 = 90	Incorrect : 10×1 = 10			
Total:	Correct: 99	Incorrect: 11			
ii-2) Always predict taken under the assumption that instr. are NOT in the BTT					
BNZ LOOP1: There are mispredictions only in the first and last iterations.					
	Correct: 8	Incorrect: 2			
BNZ LOOP2: In the first run of the loop, there are mispredictions only in the first and last iterations; other predictions are correct. In the 2nd -10th runs, there is a misprediction only in the last iteration (exit).					
	Correct : 8+9×9 = 89	Incorrect : 2+9x1 = 11			
Total:	Correct: 97	Incorrect: 13			
http://akademi.itu.edu.tr/en/b	uzluca/	2013 - 2021 Feza BUZLUCA 2.78			

Computer Architectu	re License	: https://creativecommons.org/licenses/by-nc-nd/4.0/			
Solution (cont'd):					
b. Dynamic prediction with one bit					
Note: Different prediction bits are used for each branch instruction (Slides 2.68 2.69).					
 Assumption: In the beginning, instructions are in the BHT, and initial decision is to take the branch 					
BNZ LOOP1: There is a misprediction only in the last iteration (exit). Other predictions are correct.					
	Correct: 9	Incorrect: I			
BNZ LOOP2: In the first run of the loop, there is a misprediction only in the last iteration (exit).					
	Other predictions are correct.				
	After the first run, the prediction bit "p" changes to "branch will not be taken".				
	Therefore, in the 2nd-10th runs, there are mispredictions in both the first and last iterations (Slide 2.71).				
	Correct: 9 + 9x8 = 81	Incorrect: 1+ 9x2 =19			
Total:	Correct: 90	Incorrect: 20			
http://akademi.itu.edu.tr/	en/buzluca/	2013 - 2021 Feza BUZLUCA 2.79			

Computer Architecture					
b. Dynamic prediction with one bit (cont'd):					
ii) In the beginning instructions are NOT in the BHT, or the initial decision is NOT to take the branch					
BNZ LOOP1: There are mispredictions in the first and last iterations. Other predictions are correct.					
	Correct: 8	Incorrect: 2			
BNZ LOOP2: There are mispredictions in the first and last iterations. Other predictions are correct.					
	Correct: 10x8 = 80	Incorrect: 10x2 =20			
Total:	Correct: 88	Incorrect: 22			
http://akademi.itu.edu.tr/en/t http:// www.buzluca.info	buzluca/	2013 - 2021 Feza BUZLUCA 2.80			



Computer Architecture					
c. Dynamic prediction with two bits (cont'd):					
ii) In the beginning, instructions are NOT in the BHT					
In the first run of the BNZ instructions, since the target address is unknown, next instructions in sequence (not the target of the branch) are fetched into the pipeline.					
Hence, there is a misprediction in the first iteration.					
After the CPU has decided to branch and the target address has been calculated, information about the BNZ is stored in the BHT, and prediction bits are set to 11.					
BNZ LOOP1: There are mispredictions in the first and last iterations.					
	Correct: 8	Incorrect: 2			
BNZ LOOP2: In the first run, there are mispredictions in the first and last iterations.					
After the first run the decision is still "branch will be taken". Therefore, in the 2nd - 10th runs, there will be a misprediction only in the last iteration. Correct: 8 + 9x9 = 89 Incorrect: 2 + 9x1 = 11					
Total:	Correct: 97	Incorrect: 13			
http://akademi.itu.edu.tr/en/buzluca/	e	2013 - 2021 Feza BUZLUCA 2.82			