

Computer Architecture License: <https://creativecommons.org/licenses/by-nc-nd/4.0/>

4. Interrupt

Hardware interrupt:
If a predefined event occurs in an external device (for example I/O interface), this device issues an interrupt request to the CPU.

Design Issues:

- Source:** There may be multiple interrupt sources. How does the processor determine which device issued the interrupt request?
- Priority:** In case of simultaneous, multiple interrupt requests, how does the processor decide which one to process?
- Start address of the ISR:** If the processor accepts the interrupt request of a device, how does it determine the starting address of the interrupt service routine (ISR) (or interrupt handler) related to the requesting device?
 - Autovectored
 - Vectored

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.1

Computer Architecture

4.1 Interrupt Handling in the CPU

a) The CPU has a single Interrupt Request (IRQ) input. It does not have an acknowledgment output.

Example: MC6802

- There is only one interrupt service routine (ISR).
- The source of the interrupt is identified by polling at the beginning of the ISR.
- The order in which the interrupt sources are polled determines their priorities.
- To make the source device remove its interrupt request (acknowledgment), a software action is necessary (reading the port of the source, writing to the control register, etc.).

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.2

Computer Architecture

b) The CPU has an Interrupt Request (INT) input and an Interrupt Acknowledge (INTA) output. The CPU uses vectored interrupts.

- Interrupt sources are connected to the CPU over an interrupt priority controller.
- In the event of multiple interrupt requests, the controller decides which device gets the acknowledgment signal (INTA).
- The source device that receives the INTA places a word (vector number - VN) on the data bus.
- The CPU indexes into the interrupt vector table using this vector number and obtains the starting address of the associated ISR.

Example: x86 processors

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.3

Computer Architecture

4.2 Vector Address:

The CPU keeps the information about the interrupt handlers in a vector table. This table is used to associate an interrupt request with a specific ISR.

There are two different methods for storing this information in the vector table:

- The table contains the starting addresses of the ISRs.
The interrupt source gives the CPU an index to table in the form of the vector number.
Using this index, the CPU accesses an entry in the table, gets the starting address of the ISR, and writes it to the program counter (PC).
Example: MC 68000.
- The table contains executable code, namely the ISR itself.
In practice, an interrupt handler cannot be stored entirely inside the interrupt vector table.
Therefore, the code at each entry is "JMP ISR_address", where ISR_address is the address of the interrupt service routine.

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.4

Computer Architecture

Vectored and Autovectored interrupts:

Vectored interrupt technique: The external interrupt source (for example I/O interface) supplies its vector address to the processor.

Autovectored interrupt technique: The external device does not supply the vector number in response to the interrupt acknowledge.

Each interrupt input (or level) of the processor has a fixed and predetermined vector number (a specific row in the vector table).

For example, in 6802 different interrupts (NMI, IRQ, SWI) have their own rows in the table.

NMI: Non-maskable interrupt; IRQ: Interrupt request; SWI: Software interrupt
The processor "knows" where to find the address of the ISR if an interrupt is issued to the NMI pin.

Example:
Vector table of the 6802

Since the 6802 has an address bus of 16 bits, each starting address occupies two 8-bit memory locations.

FFFF	RESET	Starting address of the reset program.
FFFE		
FFFD	NMI	
FFFC		
FFFB	SWI	Starting addresses of the interrupt service programs.
FFFA		
FFF9	IRQ*	
FFF8		

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.5

Computer Architecture

Interrupt Vector Table of the MC 68000:

The MC68000 is capable of handling both vectored and autovectored interrupts.

Hex	Decimal	Dec	Hex	Space ⁵	Assignment
0	0	0	000	SP	Reset: Initial SSP ²
1	1	4	004	SP	Reset: Initial PC ²
2	2	8	008	SD	Bus Error
3	3	12	00C	SD	Address Error
4	4	16	010	SD	Illegal Instruction
5	5	20	014	SD	Zero Divide
6	6	24	018	SD	CHK Instruction
7	7	28	01C	SD	TRAPV Instruction
8	8	32	020	SD	Privilege Violation
9	9	36	024	SD	Trace
A	10	40	028	SD	Line 1010 Emulator
B	11	44	02C	SD	Line 1111 Emulator
C	12 ¹	48	030	SD	(Unassigned, Reserved)
D	13 ¹	52	034	SD	(Unassigned, Reserved)
E	14	56	038	SD	Format Error ⁴
F	15	60	03C	SD	Uninitialized Interrupt Vector
10-17	16-23 ¹	64	040	SD	(Unassigned, Reserved)
		68	04C		
		6C	050		
18	24	66	060	SD	Spurious Interrupt ³
19	25	100	064	SD	Level 1 Interrupt Autovector
1A	26	104	068	SD	Level 2 Interrupt Autovector
1B	27	108	06C	SD	Level 3 Interrupt Autovector
1C	28	112	070	SD	Level 4 Interrupt Autovector
1D	29	116	074	SD	Level 5 Interrupt Autovector
1E	30	120	078	SD	Level 6 Interrupt Autovector
1F	31	124	07C	SD	Level 7 Interrupt Autovector
20-2F	32-47	128	080	SD	TRAP Instruction Vectors ⁴
		132	084		
		136	088		
30-3F	48-63 ¹	192	0C0	SD	(Unassigned, Reserved)
		200	0F0		
		204	0F4		
40-FF	64-255	256	100	SD	User Interrupt Vectors
		260	104		
		264	108		
		268	10C		
		272	110		
		276	114		
		280	118		
		284	11C		
		288	120		
		292	124		
		296	128		
		300	134		
		304	138		
		308	144		
		312	148		
		316	154		
		320	160		
		324	164		
		328	168		
		332	174		
		336	178		
		340	184		
		344	188		
		348	194		
		352	198		
		356	204		
		360	208		
		364	214		
		368	218		
		372	224		
		376	228		
		380	234		
		384	238		
		388	244		
		392	248		
		396	254		
		400	260		
		404	264		
		408	268		
		412	274		
		416	278		
		420	284		
		424	288		
		428	294		
		432	298		
		436	304		
		440	308		
		444	314		
		448	318		
		452	324		
		456	328		
		460	334		
		464	338		
		468	344		
		472	348		
		476	354		
		480	358		
		484	364		
		488	368		
		492	374		
		496	378		
		500	384		
		504	388		
		508	394		
		512	398		
		516	404		
		520	408		
		524	414		
		528	418		
		532	424		
		536	428		
		540	434		
		544	438		
		548	444		
		552	448		
		556	454		
		560	458		
		564	464		
		568	468		
		572	474		
		576	478		
		580	484		
		584	488		
		588	494		
		592	498		
		596	504		
		600	508		
		604	514		
		608	518		
		612	524		
		616	528		
		620	534		
		624	538		
		628	544		
		632	548		
		636	554		
		640	558		
		644	564		
		648	568		
		652	574		
		656	578		
		660	584		
		664	588		
		668	594		
		672	598		
		676	604		
		680	608		
		684	614		
		688	618		
		692	624		
		696	628		
		700	634		
		704	638		
		708	644		
		712	648		
		716	654		
		720	658		
		724	664		
		728	668		
		732	674		
		736	678		
		740	684		
		744	688		
		748	694		
		752	698		
		756	704		
		760	708		
		764	714		
		768	718		
		772	724		
		776	728		
		780	734		
		784	738		
		788	744		
		792	748		
		796	754		
		800	758		
		804	764		
		808	768		
		812	774		
		816	778		
		820	784		
		824	788		
		828	794		
		832	798		
		836	804		
		840	808		
		844	814		
		848	818		
		852	824		
		856	828		
		860	834		
		864	838		
		868	844		
		872	848		
		876	854		
		880	858		
		884	864		
		888	868		
		892	874		
		896	878		
		900	884		
		904	888		
		908	894		
		912	898		
		916	904		
		920	908		
		924	914		
		928	918		
		932	924		
		936	928		
		940	934		
		944	938		
		948	944		
		952	948		
		956	954		
		960	958		
		964	964		
		968	968		
		972	974		
		976	978		
		980	984		
		984	988		
		988	994		
		992	998		
		996	1004		
		1000	1008		
		1004	1014		
		1008	1018		
		1012	1024		
		1016	1028		
		1020	1034		
		1024	1038		
		1028	1044		
		1032	1048		
		1036	1054		
		1040	1058		
		1044	1064		
		1048	1068		
		1052	1074		
		1056	1078		
		1060	1084		
		1064	1088		
		1068	1094		
		1072	1098		
		1076	1104		
		1080	1108		
		1084	1114		
		1088	1118		
		1092	1124		
		1096	1128		
		1100	1134		
		1104	1138		
		1108	1144		
		1112	1148		
		1116	1154		
		1120	1158		
		1124	1164		
		1128	1168		
		1132	1174		
		1136	1178		
		1140	1184		
		1144	1188		
		1148	1194		
		1152	1198		
		1156	1204		
		1160	1208		
		1164	1214		
		1168	1218		
		1172	1224		

Computer Architecture License: <https://creativecommons.org/licenses/by-nc-nd/4.0/>

4.3 Priority Interrupt Hardware

a) Serial Priority Interrupt Hardware (Daisy Chain) 1

- The priority interrupt circuit (chain) consists of links with different priority levels.
- Each interrupt source is connected to one of these links (Interrupt Request - IRQ).
- The first link (at the head of the chain) has the highest priority level (priority 1).
- All modules share the same interrupt request line.

http://akademi.itu.edu.tr/en/buzluca
http://www.buzluca.info

2013-2021 Feza BUZLUCA 4.7

Computer Architecture

How the priority chain works:

- The interrupt acknowledge line is daisy chained through the modules.
- When the CPU accepts an interrupt, it sends out an interrupt acknowledge.
- The interrupt acknowledge signal from the CPU arrives at the first link in the chain (Priority in: PI).

- If the device connected to this link has issued the request,
 - The module sends the INTACK signal to its device (interrupt source).
 - The device (interrupt source) puts its vector address (VAD) on the data bus.
 - The module negates (deactivates) its PO (Priority out) so that the next module cannot get the acknowledge signal.
- If the device connected to this link has not issued the request,
 - The module asserts (activates) its PO (Priority out) so that the next module gets the right to check the request and supply the vector address.

- This mechanism is also called **hardware poll**.
- If the request of a device is accepted, this device deactivates its IRQ output.
- The device keeps its request (IRQ) active until it gets the acknowledgment.

http://akademi.itu.edu.tr/en/buzluca
http://www.buzluca.info

2013-2021 Feza BUZLUCA 4.8

Computer Architecture

The structure of a stage of the daisy chain:

PI	IRQ	PO	INTACK
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1

http://akademi.itu.edu.tr/en/buzluca
http://www.buzluca.info

2013-2021 Feza BUZLUCA 4.9

Computer Architecture

a) Serial Priority Interrupt Hardware (Daisy Chain) 2

- In the previous system (Daisy Chain 1), the interrupt sources can store their vector addresses and place them on the data bus after receiving the INTACK signal.
- Some devices do not have this capability. Therefore, the vector address is kept in the daisy chain.
- Moreover, keeping the request active until it is accepted by the CPU can also be the responsibility of the controller if the device does not have this capability.

Interrupting devices cannot store vector addresses. The address is stored in the daisy chain.

http://akademi.itu.edu.tr/en/buzluca
http://www.buzluca.info

2013-2021 Feza BUZLUCA 4.10

Computer Architecture

The structure of a stage of the daisy chain 2:

PI	Q	PO	enable
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1

- The interrupt request from the device sets the S-R latch.
- The interrupt acknowledge signal from the CPU arrives at the first link in the chain (Priority in: PI).
- If the device connected to this link has issued the request, the module (not the device) places the vector address (VAD) on the data bus and resets the latch.

http://akademi.itu.edu.tr/en/buzluca
http://www.buzluca.info

2013-2021 Feza BUZLUCA 4.11

Computer Architecture

b) A Parallel Priority Interrupt Controller

This is an example. Parallel priority interrupt controllers can be designed in different ways.

Set: Request
Reset: After the request is accepted

Mask:
1: Request can be accepted
0: Request blocked

Interrupt Enable Main mask

Interrupt Status Is there a request?

http://akademi.itu.edu.tr/en/buzluca
http://www.buzluca.info

2013-2021 Feza BUZLUCA 4.12

Computer Architecture License: <https://creativecommons.org/licenses/by-nc-nd/4.0/>

Vector addresses of the devices in this system:

Device 1: 0000 0000 Priorities:
 Device 2: 0000 0001 Device 1 > Device 2 > Device 3 > Device 4
 Device 3: 0000 0010
 Device 4: 0000 0011

Truth table of the priority encoder:

Inputs				Outputs		
I_0	I_1	I_2	I_3	$X = Z_1$	$Y = Z_0$	IST
1	x	x	x	0	0	1
0	1	x	x	0	1	1
0	0	1	x	1	0	1
0	0	0	1	1	1	1
0	0	0	0	Φ	Φ	0

Logical expressions:
 $X = Z_1 = I_0' I_1'$
 $Y = Z_0 = I_0' I_1 + I_0' I_2'$
 $(IST) = I_0 + I_1 + I_2 + I_3$

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.13

Computer Architecture

In the exemplary system (4.12), the vector addresses of the devices are predetermined and fixed (Device 1 (Disk): 0000 0000). To make the system more flexible, a separate vector address register can be installed for each device.

When the interrupt request of a device is accepted, the OE (Output enable) pin of the related register is activated.

Vector address registers are installed in the system so that the CPU can write to them.

Vector address registers can be initialized (or modified) by system programs.

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.14

Computer Architecture

4.4 Interrupt Processing: Necessary actions before and after the ISR

Before the ISR:

Reminder: The CPU checks the interrupt requests after the execution cycle. If a request is accepted, the CPU enters the interrupt cycle (Slide 1.18). In the interrupt cycle, the following actions are performed by the CPU. These actions are internal operations of the CPU; they are **not** performed by a program.

- SP ← SP-1 Stack pointer is decremented (depending on address length: 1, 2, 4)
- M[SP] ← PC Return address saved on stack
- INTACK ← 1 Interrupt acknowledge
- PC ← VAD PC ← Vector address or PC ← Table [Vnum.] (from Vector table)
- SP ← SP-1
- M[SP] ← SR Status register (SR) saved on stack
- IEN ← 0 Other interrupts are masked (disabled). This bit is in SR (Status reg.)

In the next fetch cycle, the CPU continues with the first instruction of the ISR because the PC includes its starting address (PC ← VAD).

Some CPUs also push internal registers to the stack. Some CPUs leave this job to the programmer.

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.15

Computer Architecture

Returning from the ISR:

Reminder: The Interrupt service routines are terminated by a special instruction: "return from interrupt" (RTI).

This instruction performs the following necessary operations to return from the ISR to the previously interrupted program.

- SR ← M[SP] Status register from stack (Remember IEN is in SR)
- SP ← SP+1 Stack pointer is incremented (depending on the length of SR: 1, 2)
- PC ← M[SP] Return address
- SP ← SP+1 Stack pointer is incremented (depending on address length: 1, 2, 4)

(If internal registers were also pushed to the stack automatically in the interrupt cycle, they are pulled by the RTI.)

Note that the CPU enters the interrupt cycle **only before** starting the ISR. Returning operations are performed by the last instruction (RTI) of the ISR.

Conclusion:

Interrupt processing operations are **time-consuming** (many memory accesses). Therefore, frequent interrupt requests can degrade the performance of a system. For example, interrupt-driven I/O is not suitable for applications where I/O operations are performed very frequently (e.g., file transfer).

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.16

Computer Architecture

Example: Interrupt-driven I/O

Problem:

The instruction cycle of a CPU has the following 5 states (cycles) with the given durations:

1. Instruction fetch: 60 ns, 2. Instruction decode: 20 ns, 3. Operand fetch: 60 ns, 4. Execution: 30 ns, 5. Interrupt: 200 ns.

Housekeeping operations in the interrupt cycle (saving the return address, reading the vector address, etc.) take 200 ns.

The interrupt-driven I/O technique is used to transfer 10 words from the I/O interface to the memory.

The interrupt service program takes 500 ns (housekeeping operations in the interrupt cycle are not included) and transfers one word each time. Assume that we start a clock (Time = 0) when the CPU begins to run the program. The first interrupt request arrives from the I/O interface when the CPU is in the instruction fetch cycle for the first instruction (Time = 5ns).

- When (Time = ?) can the first word be transferred from the I/O interface to the memory? Why?
- When (Time = ?) will all 10 words be transferred if the I/O interface is always ready to transfer?

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.17

Computer Architecture

Example: Interrupt-driven I/O (cont'd)

Solution:

Remember: Interrupt requests are checked after the execution of the instruction. If there is a request and interrupts are enabled, the CPU enters the interrupt cycle.

The data is transferred in the ISR (Interrupt Service Routine). RTI and related operations are included in the ISR.

- First word:
 - Fetch + Decode + Operand + Execute + Housekeeping + ISR
 - Time = 60 + 20 + 60 + 30 + 200 + 500 = 870ns
- 10 words:
 - One word is transferred in each ISR.
 - After the ISR, the CPU returns to the main program, runs one instruction, and enters the ISR again.
 - Time = 10 x 870 = 8700ns (Time-consuming. Overhead is large.)

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.18

Computer Architecture License: <https://creativecommons.org/licenses/by-nc-nd/4.0/>

4.5 Exceptions

Exceptions are situations that are caused either by programming errors or by anomalous conditions.

In these cases, the processor stops executing the current code, begins running an **exception handling routine**, and then returns to the normal program flow.

Example: Exceptions in MC68000

External:

- Reset
- Bus Error (BERR)
- Interrupts: vectored, autovectored

Internal:

- Trace: If T bit in SR is "1", programs run step-by-step (for debugging).
- Address error : Word/long access attempt to odd addresses
- Software interrupt (TRAP 0 -15), TRAPV (Trap on overflow), CHK
- Illegal instruction: The opcode does not exist.
- Instruction emulation (Instruction starting with \$A=1010 and \$F=1111)
- Privilege violation: Some instructions are only available in supervisor mode.
- Divide by zero

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info>  2013-2021 Feza BUZLUCA 4.19

Computer Architecture

When the 68000 receives an exception, the following procedure is performed:

- SR → Temp (A copy of the Status Register SR is created.)
- S←1, T←0 (The CPU switches to *supervisor* mode. Trace is disabled.)
- The PC (return address) is saved on the supervisor stack.
- The copy of SR in Temp (S and T have their original values) is saved on the supervisor stack using the SSP (supervisor stack pointer).
- The address of the exception handler is obtained from the vector table.
- Data and address registers are not saved on the stack by the 68000. It is up to the programmer of the service routine to save only the used registers on the stack.

Returning from the exception:

- The programmer must pull saved values (if there are any) from the stack.
- Service routines must end with the instruction RTE (Return from Exception). During the execution of the instruction RTE
 - The status register SR is pulled from the stack.
 - The return address is pulled from the stack.

In the case of RESET, not all of these operations are performed.

In some exceptions (BERR, interrupts) some additional operations are performed.

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info>  2013-2021 Feza BUZLUCA 4.20

Computer Architecture

4.5.1 Privilege Modes

The 68K operates in one of two levels of privilege: the *supervisor* mode or the *user* mode.

The privilege mode determines which operations (instructions) are legal.

The mode is also indicated by the FCO (Function Codes Output) pins of the processor and optionally used by an external memory management circuit to control the accesses to certain memory locations (or devices) (Slides 3.23-24).

The mode is also used to choose between the supervisor stack pointer (SSP) and the user stack pointer (USP) in instruction references.

Supervisor mode:

The supervisor mode has the higher level of privilege.

The mode of the processor is determined by the S bit of the status register (S=1). All instructions can be executed in the supervisor mode.

User mode:

If the S bit of the status register is clear, the processor is in the user mode. Most instructions execute identically in either mode. However, some instructions having important system effects are privileged (e.g., STOP, RESET).

To ensure that a user program cannot enter the supervisor mode except in a controlled manner, the instructions that modify the entire status register are privileged.

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info>  2013-2021 Feza BUZLUCA 4.21

Computer Architecture

Transition between privilege modes


When the processor is in the user mode, only exception processing can change the privilege mode.

Remember, during exception processing, the current state of the S bit of the status register is saved, and the S bit is set (S←1), putting the processor in the supervisor mode.

Therefore, exception service programs run in supervisor mode.

If the exception occurred in the user mode, after the exception handler, the processor switches to user mode again because the RTE instruction pulls the original value of the SR (that includes the S bit) from the stack.

The transition from supervisor to user mode can also be accomplished by the instructions that can modify the status register SR, such as MOVE to SR, ANDI to SR, and EORI to SR.



<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info>  2013-2021 Feza BUZLUCA 4.22

Computer Architecture

4.5.2 Bus Error (BERR) and Address Error:

A bus error exception occurs when the external logic asserts the BERR¹ (active low) input of the 68000. See slide 3.19 Avoiding Infinite Waiting.

An address error exception occurs when the processor attempts to access a word (16-bit) or long word (32-bit) operand or an instruction at an odd address.

An address error is similar to an internally generated bus error.

Unlike interrupts, the **current bus cycle is aborted**.

The current instruction is not finished (even the bus cycle is not completed).

The current processor activity, whether instruction or exception processing, is terminated, and the processor immediately begins exception processing.

Exception processing for a bus error/address error follows the usual sequence of steps.

However, additional information is saved on the supervisor stack.

If a bus error occurs during the exception processing for a bus error, an address error, or a reset, the processor halts and isolates itself from the system bus (high impedance).

This halt simplifies the detection of a system failure and protects memory contents from erroneous accesses.

Only an external RESET operation can restart a halted processor.


<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info>  2013-2021 Feza BUZLUCA 4.23

Computer Architecture

Supervisor Stack Order for Bus or Address Error Exception

Since the processor is fetching the instruction or an operand when the error occurs, the context of the processor is more detailed.

To save more of this context, additional information is saved on the supervisor stack.



<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info>  2013-2021 Feza BUZLUCA 4.24

Computer Architecture License: <https://creativecommons.org/licenses/by-nc-nd/4.0/>

4.5.3 Interrupts in MC68000:

The 68000 has three interrupt request input-lines (IPL2, IPL1, IPL0). The 3-bit value at these inputs indicates the level (1-7) of the interrupt request. All lines negated indicates no interrupt request.

If the priority level of the pending interrupt is greater than the current processor priority (interrupt masks), the request is accepted, and the exception processing sequence is started.

Interrupt Mask (I_0, I_1, I_2)

IPL2, IPL1, IPL0 > I2, I1, I0 interrupt is accepted.

IPL2, IPL1, IPL0 ≤ I2, I1, I0 interrupt is not accepted, execution continues with the next instruction.

Priority level 7 is a special case. Level 7 interrupts cannot be inhibited by the interrupt priority mask. Level 7 provides a "nonmaskable interrupt" capability.

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.25

Computer Architecture

Interrupt-related signals of the MC68000:

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.26

Computer Architecture

When the 68000 accepts an interrupt request:

- SR → Temp (a copy of SR is created.)
- S ← -1, T ← 0
- The PC (return address) is saved on the supervisor stack.
- The copy of SR in Temp (where S and T have their original values) is saved on the stack.
- I2, I1, I0 ← IPL2, IPL1, IPL0 The level of the interrupt being acknowledged is written to the masks. Hence, interrupt requests with lower or equal levels are disabled. (Mask ← Interrupt Level)
- FC2, FC1, FC0 ← 111 (Interrupt Acknowledge)
- A3, A2, A1 ← The level of the interrupt being acknowledged.

a) Vectored interrupts:

- The interrupting device places a vector number on the data bus and asserts DTACK' to acknowledge the cycle.
- The 68000 reads the 8-bit vector number on the data bus lines D7-D0.
- The vector number provides the number of the row of the vector table where the starting address of the interrupt service routine is placed.
- As each row of the table is 4 bytes long, to calculate the address of the row, the vector number is multiplied by 4 (see the table in 4.6).

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.27

Computer Architecture

When the 68000 accepts an interrupt request (cont'd):

b) Autovectored interrupts:

- If the interrupting device asserts VPA' instead of DTACK', it means that this device will (can) not supply a vector number.
- In this case, the 68000 obtains the starting address of the interrupt service routine from predetermined and fixed rows of the vector table.
- Each autovectored interrupt level has its own entry in the table: rows 25-31 (see 4.6).

Responsibilities of the programmer:

- Registers that are used in the interrupt service routine must be saved on the stack.
- Before returning, the same registers must be pulled from stack.
- For these stack operations the MOVEM (move multiple) instruction can be used.
- If necessary, the programmer of the ISR can change the value of the interrupt masks. (Remember that the ISR runs in supervisor mode.)
- Hence, the programmer can enable interrupts with lower levels or disable interrupts with higher levels (except level 7).
- At the end of the ISR, there must be an RTE (Return from Exception) instruction.

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.28

Computer Architecture

Nested Interrupts:

After the ISR of the 4. level, control returns to the ISR of the 1. level. The mask is set to 001. One instruction is executed. There is a pending request of level 2. After one instruction, control jumps to the ISR of level 2.

ISR from 1 is interrupted.

Not acknowledged Mask is 4 IPL2 IPL1 IPL0 < I2 I1 I0


<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.29

Computer Architecture

Generating the Interrupt Acknowledge signal (An exemplary circuit):

If the output of interrupting devices are open collectors, then pull-up resistors are necessary.

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.30



Computer Architecture

4.5.4 Software Interrupts

In the MC68000, there are 16 software interrupts, which are called traps: TRAP #0 – TRAP #15

These instructions generate internal interrupts and start exception processing. Each TRAP has its own entry (rows 32-47) in the vector table (slide 4.6).

What is the difference between procedure calls (CALL, JSR instructions) and software interrupts (TRAP instructions)?

Exception service programs of TRAP instructions run in **supervisor mode**. System programmers write necessary system programs (for example, for using system resources, such as the PIA) and install them as exception service routines in the system.

The authors of the user programs can call these routines to access the system resources (for example, I/O units) by executing the TRAP instructions.

Since exception service programs run in supervisor mode, using these routines, the user can access some system resources in a **controlled manner**.

Normally, a user may not write directly to a register of the PIA (if it is protected in user mode), but using a service routine, the user can send data over the PIA.

Software interrupts are also used to return from user programs to the operating system.

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.32

Computer Architecture

4.5.5 Instruction Emulation (Unimplemented instructions)

In the instruction set of the MC68000, there are no instructions (in machine language) starting with \$A (1010) or \$F (1111).

Opcodes starting with bit patterns equaling 1010 (Line A) and 1111 (Line F) are distinguished as **unimplemented instructions**, and separate exception vectors are assigned to these patterns to permit efficient emulation.

System designers (system programmers) can create their own instructions that start with these opcodes and place them in a program with other instructions.

When the 68000 fetches such an instruction and tries to decode it, it discovers that the instruction is unimplemented and starts exception processing.

The exception service routine related to the instruction is written by the system programmer. This routine performs the required operation.

The address in PC that is saved on the stack as a return address before starting the exception's service routine is the address of the unimplemented instruction.

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.33

Computer Architecture

Example:

In a MC68000-based system, using the instruction emulation capability, the following instructions will be implemented.

- ADD.B address1, address2, address3 (address3) ← (address1) + (address2)
- ADD.W address1, address2, address3 (address3) ← (address1) + (address2)

This instruction adds two 8-bit integers in address1 and address2, then writes the result to address3. Addresses are 32 bits.

This instruction performs the same operation on 16-bit integers.

Solution:

First, the structure (format) of the instructions must be defined.

An exemplary structure:

ADD.B :
→ F000
-address1-
-address2-
-address3-

ADD.B address1, address2, address3 \$F000 address1, address2, address3

ADD.W address1, address2, address3 \$F001 address1, address2, address3

The last bit of the operation word (Op word) is used to indicate the size. 0: B, 1: W

ADD.B : 1111 0000 0000 0000 = \$F000

ADD.W : 1111 0000 0000 0001 = \$F001

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.34

Computer Architecture

We must write an exception service routine that performs the desired operations for the instructions.

Before we write the service routine, we can implement a main program that can be used to test the service routine:

```

main lea stack,a7 // Stack pointer initial address
adda.l #40,a7 // Stack grows downward
move.l #service,($2C) // Service routine starting address to table
dc.w $1000,0,$1000,0,$1100,0,$1200 //ADD.B $1000,$1100,$1200
dc.w $1001,0,$2000,0,$2100,0,$2200 //ADD.W $2000,$2100,$2200
....
org $500
stack ds.b 40 // Memory allocation for stack

```

The vector address of the Line F exception is (\$2C) in the vector table (11th row). The starting address of the service routine must be written to this entry.

Remember that at the beginning of the service routine, the used registers must be saved on the stack.

Which registers must be saved can be only determined after the service program is completely written.

```

service movem.l d0/a0-a3,-(a7) // D0, A0, A1, A2, A3 to stack

```

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.35

Computer Architecture

The processor saves the SR and PC on the stack.

At the beginning of the service routine, five registers are saved by the program.

Now, the picture of the stack is as shown on the right:

SP →	A3_H
+2	A3_L
+4	A2_H
+6	A2_L
+8	A1_H
+10	A1_L
+12	A0_H
+14	A0_L
+16	D0_H
+18	D0_L
+20	SR
+22	PC_H
	PC_L

16 bits

```

service movem.l d0/a0-a3,-(a7)
move.w (a0)+,d0 // First 16 bits of the instr OpCode → d0
move.l (a0)+,a1 // Address1 → a1
move.l (a0)+,a2 // Address2 → a2
move.l (a0)+,a3 // Address3 → a3
// B/W?
bne word // Instruction decoding
move.b (a1),d0 // Byte operations
add.b (a2),d0 // Operand Fetch and Instruction Execution
move.b d0,(a3)
bra ret
word move.w (a1),d0 // Word operations
add.w (a2),d0
move.w d0,(a3)
ret // PC in the stack is updated. ←
movem.l (a7)+,d0/a0-a3 // The PC in the stack points to the next instruction.
rte

```

<http://akademi.itu.edu.tr/en/buzluca>
<http://www.buzluca.info> 2013-2021 Feza BUZLUCA 4.36