Computer Architecture

Appendix B: RISC (Reduced Instruction Set Computer) Processors: RISC Features:

- Relatively small set of simple instructions
- Relatively few, simple addressing modes
- Fixed-length, easily decoded instruction format
- No instructions that operate directly on memory, all operations performed
- within internal registers of the CPU.
- Memory access only for load/store instructions (load-store architecture).
- One instruction per clock cycle (owing to pipelining)
- Hardwired rather than microprogrammed control unit

Other Characteristics:

Not all of the features listed below are included in all RISC processors, and CISC processors may also include some of these features:

- A large number of registers (128-256) (Register File)
- Use of overlapped register windows to speed up procedure call and return
- Instruction pipeline that can be optimized for instructions
- Harvard architecture
- Compiler support for efficient translation of high-level language programs into machine language programs

www.akademi.itu.edu.tr/en/buzluca

Overlapped Register Windows: Without needing a stack (memory access), this structure is used in procedure calls • to provide passing of parameters and • to avoid the need for saving and restoring register values. Even though the processor has many registers, the programmer can only use a limited number of these at any given moment. This set of registers that can be active at any given time are called a window. When the program calls (and returns from) a subroutine, the window changes. Thus, the programmer accesses different registers. Windows for adjacent procedures have overlapping registers that are shared to provide the passing of parameters and results. Local registers are used for local variables of the procedures. If there are n registers in a window, when writing programs, only registers R0 through Rn-1 are used. However, as the window changes, these numbers correspond to different physical registers. Not all RISC processors use this structure (e.g., the MIPS processor does not). w.akademi.itu.edu.tr/en/buzluca © 2005-2022 Feza BUZLUCA B.2

Computer Architecture

B.1

© 2005-2022 Feza BUZLUCA

Computer Architecture			
Example: In the examp registers, so In programs correspondir In A, when the the processo In B, when the	ole belo at any only R ig to di ne prog r. ne prog	w, the proce given time, 0-R4 are use fferent regi grammer rea	essor has 8 registers. However, a window has 5 only 5 of these can be active. ed, but as the window changes, these end up isters. ches R0, the programmer has reached R0 of ches R0, the programmer has reached R3 of the
brocessor. Local Registers of B R5	BR4 BR3 BR2	window of procedure B (called program)	
Shared registers Local Registers of A	R4 R3 R2 R1 B0	BR1 AR4 BR0 AR3 AR2 AR1 AR0	windows of procedure A (main program) (caller)
There are also global registers with fixed numbers that all procedures access. www.akademiliu.edu.tren/buzluca www.buzluca.nfo © 2005-2022 Feza BUZLUCA B.3			

Computer Architecture				
Determining the number of registers:				
G : Number of global registers	G : Number of global registers			
L : Number of local registers in	n each window			
C : Number of registers commo	on to two windows			
W : Number of windows				
Window size = L + 2C + G	(2*C because there are registers in			
Number of registers (L+C)W+C	common with the lower and upper window.)			
Number of registers = (L+C)W + G				
The window structure is arranged in a	a circular fashion.			
If the processor has 4 windows, wher	the 4th procedure calls a 5th procedure,			
the 1st window (the oldest window, th	e one furthest back in the call nesting) is			
saved to memory.				
When neturning the data in memory	in procedure.			
Example:				
In the next example, we give the register structure of a processor with a total				
of 74 registers and a windows size of 32 registers which supports procedure				
calls to a nesting depth of 4.				
In this example, we assume that as procedures are called, subsequent windows				
are allocated registers with higher numbers. In real processors (RISC 1,				
SPARC), subsequent windows are allocated registers with lower numbers.				
www.akademi.itu.edu.tr/en/buzluca	© 2005-2022 Feza BUZLUCA B.4			

Computer Architecture					
Example:					
T					
Total of 74 regis	iters				
Global registers	: G = 10 (R0-R9) (common to all procedures)				
R10-R73	: 64 registers divided into FOUR windows to accommodate procedures A-D. (W=4)				
Local registers	: L = 10				
Common register	s: 2*C = 6 + 6 = 12				
Window size	: L + 2C + G = 32 reg.				
In this system, since there are 32 registers in a window, when writing a program in assembly language, each procedure uses register numbers B0 – B31					
Based on the location of the window, these numbers correspond to different physical registers.					
See: exemplary program in B.13					
www.akademi.itu.edu.tr/en/	'buzluca	D.C.			
www.buzluca.info	© 2005-2022 Feza BUZLUCA	в.5			





Computer Architecture						
	Usage of Berkeley RISC I Instructions					
Register RO contains all O's, so it can be used in any field to specify a zero quantity. By using register RO, which always contains O's (zeros), it is possible to transfer the contents of one register or a constant into another register.						
ADD	R0, R21, R22	R22←R21	(Move)			
ADD	R0, #150, R22	R22←150	(Immediate load)			
ADD	R22, #1, R22	R22←R22 +1	(Increment)			
The load and store instructions move data between a register and memory. LDL (R22)#150,R5 R5←M[R22 +150] Load long: 32-bit data transfer LDL (R22)#0,R5 R5←M[R22] LDL (R0)#500,R5 R5←M[500]						
www.akad	emi.itu.edu.tr/en/buzluca ca.info		© 2005-2022 Feza BUZLUCA B.9			

Computer Architecture			
Instruction Set of Berkeley RISC I			
Data manipulation instructions:			
Opcode	Operands	Register Transfer	
ADD	Rs,S2,Rd	$Rd \leftarrow Rs + S2$	
ADDC	Rs,S2,Rd	$Rd \leftarrow Rs + S2 + carry$	
SUB	Rs,S2,Rd	$Rd \leftarrow Rs$ - S2	
SUBC	Rs,S2,Rd	$Rd \leftarrow Rs$ - S2 - carry	
SUBR	Rs,S2,Rd	$Rd \leftarrow S2 - Rs$	
SUBCR	Rs,S2,Rd	$Rd \leftarrow S2 - Rs - carry$	
AND	Rs,S2,Rd	$Rd \leftarrow Rs \land S2$	
OR	Rs,S2,Rd	$Rd \leftarrow Rs \lor S2$	
XOR	Rs,S2,Rd	$Rd \leftarrow Rs \oplus S2$	
SLL	Rs,S2,Rd	$Rd \leftarrow Rs$ shifted by S2	
SRL	Rs,S2,Rd	$Rd \leftarrow Rs$ shifted by S2	
SRA	Rs,S2,Rd	$Rd \leftarrow Rs$ shifted by S2	
www.akademi.itu.edu.tr/en/buzluca		© 2005-2022 Feza BUZLUCA	B.1

Computer Architec	ture		
Data transfer	instructions:		
Opcode	Operands	Register Transfer	Description
LDL	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Long load
LDSU	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Short unsigned
LDSS	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Short signed
LDBU	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Byte unsigned
LDBS	(Rs)S2,Rd	$Rd \leftarrow M[Rs + S2]$	Byte signed
LDHI	Y,Rd	$Rd \leftarrow Y$	Immediate high
STL	(Rs)S2, Rm	$M[Rs + S2] \leftarrow Rm$	Store load
STS	(Rs)S2, Rm		
STB	(Rs)S2, Rm		
GETPSW	Rd	Rd ← PSW	Load status word
PUTPSW	Rd	$PSW \leftarrow Rd$	Set status word
www.akademi.itu.edu.t	r/en/buzluca	© 200	5-2022 Feza BUZLUCA B.

Computer Architecture				
Opcode	Operands	Register Transfer	Description	
JMP	COND,S2(Rs)	$PC \leftarrow Rs + S2$	Absolute (direct) addressing	
JMPR	COND,Y	$PC \leftarrow PC + Y$	Relative	
CALL	S2(Rs),Rd	Rd ← PC PC ← Rs + S2 ☆ → CWP ← CWP -1	Current window pointer	
CALLR	Y,Rd	Rd ← PC PC ← PC + Y CWP ← CWP -1	Relative	
RET	(Rd)S2	$\textit{PC} \leftarrow \textit{Rd} + \textit{S2}$ $\textit{CWP} \leftarrow \textit{CWP} + 1$		
In the Berkeley RISC I processor, every time the program calls a new procedure, the current window pointer (CWP) is decremented by one to point to the next- lower register window. Thus, the main program (process A) uses the registers with the highest numbers (R116-R137) and the alobal registers (R0-R9).				
www.akademi.itu.edu.t www.buzluca.info	r/en/buzluca	χ γ	© 2005-2022 Feza BUZLUCA B.12	

Computer Archite	cture	
Exemplary Pr	ogram:	numbelie instructions (nessing nenometers
over overlapp	ing register windows) to:	symbolic instructions (passing parameters
 add two 32 	-bit signed numbers located	in memory slots 500 and 504, and
 write the r 	esult to memory slot 508.	
The addition	procedure starts at 20 byte:	s after the address stored in register R1.
Solution:	Program	Explanation
	LDL (R0) #500, R10	R10 ← M[500] (1st parameter)
	LDL (R0) #504, R11	R11 ← M[504] (2nd parameter)
	CALL (R1)#20, R15	R15 ← PC
		PC ← (R1)+20
		CWP ← CWP-1
	STL (R0) #508, R12	M[508] ← R12 (returned value)
[(D1) 00]		D00 D07 D00
[(RT)+20]	ADD R26, R27, R28	$R28 \leftarrow R27 + R26$
	RET (R31)#0	PC ← (R31)+0
		$CWP \leftarrow CWP+1$
Note: When in Ch. 2 were	writing this program, prol not taken into consideration	blems that arise in the pipeline explained on.
www.akademi.itu.edu	.tr/en/buzluca	© 2005-2022 Feza BUZI LICA B.13