## Chapter 6. Converter Circuits

- Where do the boost,
buck-boost, and other converters originate?
6.2. A short list of converters
6.3. Transformer isolation
6.4. Converter evaluation and design
6.5. Summary of key points
6.1. Circuit manipulations
- How can we obtain a converter having given desired properties?
- What converters are possible?
- How can we obtain transformer isolation in a converter?
- For a given application, which converter is best?


### 6.1. Circuit Manipulations



Begin with buck converter: derived in Chapter 1 from first principles

- Switch changes dc component, low-pass filter removes switching harmonics
- Conversion ratio is $M=D$


### 6.1.1. Inversion of source and load

Interchange power input and output ports of a converter
Buck converter example

$$
V_{2}=D V_{1}
$$



## Inversion of source and load

Interchange power source and load:


## Realization of switches as in Chapter 4

- Reversal of power flow requires new realization of switches
- Transistor conducts when switch is in position 2
- Interchange of $D$ and $D^{\prime}$

$$
V_{1}=\frac{1}{D^{\prime}} V_{2}
$$



Inversion of buck converter yields boost converter

### 6.1.2. Cascade connection of converters


$\begin{aligned} & V_{1}=M_{1}(D) V_{g} \\ & V=M_{2}(D) V_{1}\end{aligned} \longrightarrow \quad \begin{aligned} & V \\ & V_{g}\end{aligned} \quad M(D)=M_{1}(D) M_{2}(D)$

## Example: buck cascaded by boost



$$
\begin{gathered}
\frac{V_{1}}{V_{g}}=D \\
\frac{V}{V_{1}}=\frac{1}{1-D}
\end{gathered} \quad \longrightarrow \quad \frac{V}{V_{g}}=\frac{D}{1-D}
$$

## Buck cascaded by boost: simplification of internal filter

Remove capacitor $C_{1}$


Combine inductors $L_{1}$ and $L_{2}$


## Noninverting buck-boost converter



## Reversal of output voltage polarity



## Reduction of number of switches: inverting buck-boost

Subinterval 1


Subinterval 2


One side of inductor always connected to ground — hence, only one SPDT switch needed:


$$
\frac{V}{V_{g}}=-\frac{D}{1-D}
$$

## Discussion: cascade connections

- Properties of buck-boost converter follow from its derivation as buck cascaded by boost

Equivalent circuit model: buck 1:D transformer cascaded by boost D':1 transformer

Pulsating input current of buck converter
Pulsating output current of boost converter

- Other cascade connections are possible

Cuk converter: boost cascaded by buck

### 6.1.3. Rotation of three-terminal cell

Treat inductor and SPDT switch as threeterminal cell:


Three-terminal cell can be connected between source and load in three nontrivial distinct ways:

| a-A b-B c-C | buck converter |
| :--- | :--- |
| a-C b-A c-B | boost converter |
| a-A b-C c-B | buck-boost converter |

## Rotation of a dual three-terminal network

A capacitor and SPDT switch as a threeterminal cell:


Three-terminal cell can be connected between source and load in three nontrivial distinct ways:

$$
\begin{array}{ll}
\text { a-A b-B c-C } & \text { buck converter with L-C input filter } \\
\text { a-C b-A c-B } & \text { boost converter with L-C output filter } \\
\text { a-A b-C c-B } & \text { Cuk converter }
\end{array}
$$

### 6.1.4. Differential connection of load to obtain bipolar output voltage



Differential load voltage is

$$
V=V_{1}-V_{2}
$$

The outputs $V_{1}$ and $V_{2}$ may both be positive, but the differential output voltage $V$ can be positive or negative.

## Differential connection using two buck converters

Buck converter 1


Converter \#1 transistor driven with duty cycle $D$

Converter \#2 transistor driven with duty cycle complement $D^{\prime}$

Differential load voltage is

$$
V=D V_{g}-D^{\prime} V_{g}
$$

Simplify:

$$
V=(2 D-1) V_{g}
$$

## Conversion ratio $M(D)$,

## differentially-connected buck converters



### 6.2. A short list of converters

An infinite number of converters are possible, which contain switches embedded in a network of inductors and capacitors

Two simple classes of converters are listed here:

- Single-input single-output converters containing a single inductor. The switching period is divided into two subintervals. This class contains eight converters.
- Single-input single-output converters containing two inductors. The switching period is divided into two subintervals. Several of the more interesting members of this class are listed.


## Single-input single-output converters containing one inductor

- Use switches to connect inductor between source and load, in one manner during first subinterval and in another during second subinterval
- There are a limited number of ways to do this, so all possible combinations can be found
- After elimination of degenerate and redundant cases, eight converters are found:
dc-dc converters
buck boost buck-boost noninverting buck-boost
dc-ac converters
bridge Watkins-Johnson
ac-dc converters
current-fed bridge inverse of Watkins-Johnson


## Converters producing a unipolar output voltage

1. Buck


$$
M(D)=D
$$


2. Boost

$$
M(D)=\frac{1}{1-D}
$$



## Converters producing a unipolar output voltage

3. Buck-boost

$$
M(D)=-\frac{D}{1-D}
$$


4. Noninverting buck-boost $\quad M(D)=\frac{D}{1-D}$



## Converters producing a bipolar output voltage suitable as dc-ac inverters

5. Bridge
$M(D)=2 D-1$


6. Watkins-Johnson
$M(D)=\frac{2 D-1}{D}$



## Converters producing a bipolar output voltage suitable as ac-dc rectifiers

7. Current-fed bridge

$$
M(D)=\frac{1}{2 D-1}
$$


8. Inverse of Watkins-Johnson

$$
M(D)=\frac{D}{2 D-1}
$$




## Several members of the class of two-inductor converters

1. Ć $u k$

2. SEPIC



## Several members of the class of two-inductor converters






### 6.3. Transformer isolation

## Objectives:

- Isolation of input and output ground connections, to meet safety requirements
- Reduction of transformer size by incorporating high frequency isolation transformer inside converter
- Minimization of current and voltage stresses when a large step-up or step-down conversion ratio is needed -use transformer turns ratio
- Obtain multiple output voltages via multiple transformer secondary windings and multiple converter secondary circuits


## A simple transformer model

Multiple winding transformer


Equivalent circuit model


## The magnetizing inductance $L_{M}$

- Models magnetization of transformer core material
- Appears effectively in parallel with windings
- If all secondary windings are disconnected, then primary winding behaves as an inductor, equal to the magnetizing inductance
- At dc: magnetizing inductance tends to short-circuit. Transformers cannot pass dc voltages
- Transformer saturates when magnetizing current $i_{M}$ is too large

Transformer core B-H characteristic


## Volt-second balance in $L_{M}$

The magnetizing inductance is a real inductor, obeying

$$
v_{1}(t)=L_{M} \frac{d i_{M}(t)}{d t}
$$

integrate:

$$
i_{M}(t)-i_{M}(0)=\frac{1}{L_{M}} \int_{0}^{t} v_{1}(\tau) d \tau
$$

Magnetizing current is determined by integral of the applied winding voltage. The magnetizing current and the winding currents are independent quantities. Volt-second balance applies: in steady-state, $i_{M}\left(T_{s}\right)=i_{M}(0)$, and hence


$$
0=\frac{1}{T_{s}} \int_{0}^{T_{s}} v_{1}(t) d t
$$

## Transformer reset

- "Transformer reset" is the mechanism by which magnetizing inductance volt-second balance is obtained
- The need to reset the transformer volt-seconds to zero by the end of each switching period adds considerable complexity to converters
- To understand operation of transformer-isolated converters:
- replace transformer by equivalent circuit model containing magnetizing inductance
- analyze converter as usual, treating magnetizing inductance as any other inductor
- apply volt-second balance to all converter inductors, including magnetizing inductance


### 6.3.1. Full-bridge and half-bridge isolated buck converters

Full-bridge isolated buck converter


Full-bridge, with transformer equivalent circuit


## Full-bridge: waveforms



- During first switching period: transistors $Q_{1}$ and $Q_{4}$ conduct for time $D T_{s}$, applying voltseconds $V_{g} D T_{s}$ to primary winding
- During next switching period: transistors $Q_{2}$ and $Q_{3}$ conduct for time $D T_{s}$, applying voltseconds $-V_{g} D T_{s}$ to primary winding
- Transformer volt-second balance is obtained over two switching periods
- Effect of nonidealities?


# Effect of nonidealities on transformer volt-second balance 

Volt-seconds applied to primary winding during first switching period:

$$
\left(V_{g}-\left(Q_{1} \text { and } Q_{4} \text { forward voltage drops }\right)\right)\left(Q_{1} \text { and } Q_{4} \text { conduction time }\right)
$$

Volt-seconds applied to primary winding during next switching period:
$-\left(V_{g}-\left(Q_{2}\right.\right.$ and $Q_{3}$ forward voltage drops $\left.)\right)\left(Q_{2}\right.$ and $Q_{3}$ conduction time $)$

These volt-seconds never add to exactly zero.
Net volt-seconds are applied to primary winding
Magnetizing current slowly increases in magnitude
Saturation can be prevented by placing a capacitor in series with primary, or by use of current programmed mode (Chapter 12)

## Operation of secondary-side diodes



- During second ( $D^{\prime}$ ) subinterval, both secondary-side diodes conduct
- Output filter inductor current divides approximately equally between diodes
- Secondary amp-turns add to approximately zero
- Essentially no net magnetization of transformer core by secondary winding currents


## Volt-second balance on output filter inductor



$$
\begin{gathered}
V=\left\langle v_{s}\right\rangle \\
V=n D V_{g} \\
M(D)=n D
\end{gathered}
$$

buck converter with turns ratio

## Half-bridge isolated buck converter



- Replace transistors $Q_{3}$ and $Q_{4}$ with large capacitors
- Voltage at capacitor centerpoint is 0.5 V
- $v_{s}(t)$ is reduced by a factor of two
- $M=0.5 n D$


### 6.3.2. Forward converter



- Buck-derived transformer-isolated converter
- Single-transistor and two-transistor versions
- Maximum duty cycle is limited
- Transformer is reset while transistor is off


## Forward converter

## with transformer equivalent circuit



## Forward converter: waveforms



- Magnetizing current, in conjunction with diode $D_{1}$, operates in discontinuous conduction mode
- Output filter inductor, in conjunction with diode $D_{3}$, may operate in either CCM or DCM


## Subinterval 1: transistor conducts



## Subinterval 2: transformer reset



## Subinterval 3



## Magnetizing inductance volt-second balance



$$
\left\langle v_{1}\right\rangle=D\left(V_{g}\right)+D_{2}\left(-V_{g} n_{1} / n_{2}\right)+D_{3}(0)=0
$$

## Transformer reset

From magnetizing current volt-second balance:

$$
\left\langle v_{1}\right\rangle=D\left(V_{g}\right)+D_{2}\left(-V_{g} n_{1} / n_{2}\right)+D_{3}(0)=0
$$

Solve for $D_{2}$ :

$$
D_{2}=\frac{n_{2}}{n_{1}} D
$$

$D_{3}$ cannot be negative. But $D_{3}=1-D-D_{2}$. Hence

$$
\begin{aligned}
& D_{3}=1-D-D_{2} \geq 0 \\
& D_{3}=1-D\left(1+\frac{n_{2}}{n_{1}}\right) \geq 0
\end{aligned}
$$

Solve for $D$

$$
D \leq \frac{1}{1+\frac{n_{2}}{n_{1}}} \quad \text { for } n_{1}=n_{2}: \quad D \leq \frac{1}{2}
$$

## What happens when $D>0.5$

magnetizing current waveforms,
for $n_{1}=n_{2}$



## Conversion ratio $M(D)$



## Maximum duty cycle vs. transistor voltage stress

Maximum duty cycle limited to

$$
D \leq \frac{1}{1+\frac{n_{2}}{n_{1}}}
$$

which can be increased by increasing the turns ratio $n_{2} / n_{1}$. But this increases the peak transistor voltage:

$$
\max \left(v_{Q 1}\right)=V_{g}\left(1+\frac{n_{1}}{n_{2}}\right)
$$

For $n_{1}=n_{2}$

$$
D \leq \frac{1}{2} \quad \text { and } \quad \max \left(v_{Q 1}\right)=2 V_{g}
$$

## The two-transistor forward converter



$$
V=n D V_{g} \quad D \leq \frac{1}{2} \quad \max \left(v_{Q 1}\right)=\max \left(v_{Q 2}\right)=V_{g}
$$

### 6.3.3. Push-pull isolated buck converter



$$
V=n D V_{g} \quad 0 \leq D \leq 1
$$

## Waveforms: push-pull



Conducting
devices:
$Q_{1}$
$D_{1}$
$D_{2}$

- Used with low-voltage inputs
- Secondary-side circuit identical to full bridge
- As in full bridge, transformer volt-second balance is obtained over two switching periods
- Effect of nonidealities on transformer volt-second balance?
- Current programmed control can be used to mitigate transformer saturation problems. Duty cycle control not recommended.


### 6.3.4. Flyback converter

buck-boost converter:

construct inductor winding using two parallel wires:


## Derivation of flyback converter, cont.

Isolate inductor windings: the flyback converter


Flyback converter having a 1:n turns ratio and positive output:


## The "flyback transformer"



- A two-winding inductor
- Symbol is same as transformer, but function differs significantly from ideal transformer
- Energy is stored in magnetizing inductance
- Magnetizing inductance is relatively small
- Current does not simultaneously flow in primary and secondary windings
- Instantaneous winding voltages follow turns ratio
- Instantaneous (and rms) winding currents do not follow turns ratio
- Model as (small) magnetizing inductance in parallel with ideal transformer


## Subinterval 1



$$
\begin{aligned}
& v_{L}=V_{g} \\
& i_{C}=-\frac{v}{R} \\
& i_{g}=i
\end{aligned}
$$

CCM: small ripple approximation leads to
$Q_{1}$ on, $D_{1}$ off

$$
\begin{aligned}
v_{L} & =V_{g} \\
i_{C} & =-\frac{V}{R} \\
i_{g} & =I
\end{aligned}
$$

## Subinterval 2



CCM: small ripple approximation leads to
$Q_{1}$ off, $D_{1}$ on

$$
\begin{aligned}
v_{L} & =-\frac{V}{n} \\
i_{C} & =\frac{I}{n}-\frac{V}{R} \\
i_{g} & =0
\end{aligned}
$$

## CCM Flyback waveforms and solution



Volt-second balance:

$$
\left\langle v_{L}\right\rangle=D\left(V_{g}\right)+D^{\prime}\left(-\frac{V}{n}\right)=0
$$

Conversion ratio is

$$
M(D)=\frac{V}{V_{g}}=n \frac{D}{D^{\prime}}
$$

Charge balance:

$$
\left\langle i_{C}\right\rangle=D\left(-\frac{V}{R}\right)+D^{\prime}\left(\frac{I}{n}-\frac{V}{R}\right)=0
$$

Dc component of magnetizing current is

$$
I=\frac{n V}{D^{\prime} R}
$$

Dc component of source current is

$$
I_{g}=\left\langle i_{g}\right\rangle=D(I)+D^{\prime}(0)
$$

## Equivalent circuit model: CCM Flyback

$$
\begin{aligned}
& \left\langle v_{L}\right\rangle=D\left(V_{g}\right)+D^{\prime}\left(-\frac{V}{n}\right)=0 \\
& \left\langle i_{C}\right\rangle=D\left(-\frac{V}{R}\right)+D^{\prime}\left(\frac{I}{n}-\frac{V}{R}\right)=0 \\
& I_{g}=\left\langle i_{g}\right\rangle=D(I)+D^{\prime}(0)
\end{aligned}
$$



## Discussion: Flyback converter

- Widely used in low power and/or high voltage applications
- Low parts count
- Multiple outputs are easily obtained, with minimum additional parts
- Cross regulation is inferior to buck-derived isolated converters
- Often operated in discontinuous conduction mode
- DCM analysis: DCM buck-boost with turns ratio


### 6.3.5. Boost-derived isolated converters

- A wide variety of boost-derived isolated dc-dc converters can be derived, by inversion of source and load of buck-derived isolated converters:
- full-bridge and half-bridge isolated boost converters
- inverse of forward converter: the "reverse" converter
- push-pull boost-derived converter

Of these, the full-bridge and push-pull boost-derived isolated converters are the most popular, and are briefly discussed here.

## Full-bridge transformer-isolated boost-derived converter



- Circuit topologies are equivalent to those of nonisolated boost converter
- With 1:1 turns ratio, inductor current $i(t)$ and output current $i_{o}(t)$ waveforms are identical to nonisolated boost converter


## Transformer reset mechanism



- As in full-bridge buck topology, transformer voltsecond balance is obtained over two switching periods.
- During first switching period: transistors $Q_{1}$ and $Q_{4}$ conduct for time $D T_{s}$, applying volt-seconds $V D T_{s}$ to secondary winding.
- During next switching period: transistors $Q_{2}$ and $Q_{3}$ conduct for time $D T_{s}$, applying volt-seconds $-V D T_{s}$ to secondary winding.


## Conversion ratio $M(D)$



Application of volt-second balance to inductor voltage waveform:

$$
\left\langle v_{L}\right\rangle=D\left(V_{g}\right)+D^{\prime}\left(V_{g}-\frac{V}{n}\right)=0
$$

Solve for $M(D)$ :

$$
M(D)=\frac{V}{V_{g}}=\frac{n}{D^{\prime}}
$$

-boost with turns ratio $n$

## Push-pull boost-derived converter



$$
M(D)=\frac{V}{V_{g}}=\frac{n}{D^{\prime}}
$$

## Push-pull converter based on Watkins-Johnson converter


6.3.6. Isolated versions of the SEPIC and Cuk converter

Basic nonisolated SEPIC


Isolated SEPIC


## Isolated SEPIC



## Inverse SEPIC

Nonisolated inverse SEPIC


Isolated inverse SEPIC


## Obtaining isolation in the Cuk converter

Nonisolated Cuk converter


Split capacitor $C_{1}$ into series capacitors $C_{1 a}$ and $C_{1 b}$


## Isolated Cuk converter

Insert transformer between capacitors $C_{1 a}$ and $C_{1 b}$

$$
M(D)=\frac{V}{V_{g}}=\frac{n D}{D^{\prime}}
$$



Discussion

- Capacitors $C_{1 a}$ and $C_{1 b}$ ensure that no dc voltage is applied to transformer primary or secondary windings
- Transformer functions in conventional manner, with small magnetizing current and negligible energy storage within the magnetizing inductance


### 6.4. Converter evaluation and design

For a given application, which converter topology is best?
There is no ultimate converter, perfectly suited for all possible applications

Trade studies

- Rough designs of several converter topologies to meet the given specifications
- An unbiased quantitative comparison of worst-case transistor currents and voltages, transformer size, etc.

Comparison via switch stress, switch utilization, and semiconductor cost

Spreadsheet design

### 6.4.1. Switch stress and switch utilization

- Largest single cost in a converter is usually the cost of the active semiconductor devices
- Conduction and switching losses associated with the active semiconductor devices often dominate the other sources of loss

This suggests evaluating candidate converter approaches by comparing the voltage and current stresses imposed on the active semiconductor devices.

Minimization of total switch stresses leads to reduced loss, and to minimization of the total silicon area required to realize the power devices of the converter.

## Total active switch stress $S$

In a converter having $k$ active semiconductor devices, the total active switch stress $S$ is defined as

$$
S=\sum_{j=1}^{k} V_{j} I_{j}
$$

where
$V_{j}$ is the peak voltage applied to switch $j$,
$I_{j}$ is the rms current applied to switch $j$ (peak current is also sometimes used).

In a good design, the total active switch stress is minimized.

## Active switch utilization $U$

It is desired to minimize the total active switch stress, while maximizing the output power $P_{\text {load }}$.
The active switch utilization $U$ is defined as

$$
U=\frac{P_{l o a d}}{S}
$$

The active switch utilization is the converter output power obtained per unit of active switch stress. It is a converter figure-of-merit, which measures how well a converter utilizes its semiconductor devices.

Active switch utilization is less than 1 in transformer-isolated converters, and is a quantity to be maximized.

Converters having low switch utilizations require extra active silicon area, and operate with relatively low efficiency.

Active switch utilization is a function of converter operating point.

## CCM flyback example: Determination of $S$

During subinterval 2 , the transistor blocks voltage $V_{Q l, p k}$ equal to $V_{g}$ plus the reflected load voltage:

$$
V_{Q 1, p k}=V_{g}+\frac{V}{n}=\frac{V_{g}}{D^{\prime}}
$$

Transistor current coincides with $i_{g}(t)$. RMS value is

$$
I_{Q 1, r m s}=I \sqrt{D}=\frac{P_{\text {load }}}{V_{g} \sqrt{D}}
$$

Switch stress $S$ is

$$
S=V_{Q 1, p k} I_{Q 1, r m s}=\left(V_{g}+\frac{V}{n}\right)(I \sqrt{D})
$$



## CCM flyback example: Determination of $U$

Express load power $P_{\text {load }}$ in terms of $V$ and $I$ :

$$
P_{\text {load }}=D^{\prime} V \frac{I}{n}
$$

Previously-derived
 expression for $S$ :

$$
S=V_{Q 1, p k} I_{Q 1, r m s}=\left(V_{g}+\frac{V}{n}\right)(I \sqrt{D})
$$

Hence switch utilization $U$ is

$$
U=\frac{P_{\text {load }}}{S}=D^{\prime} \sqrt{D}
$$

## Flyback example: switch utilization $U(D)$

For given $V, V_{g}, P_{\text {load }}$, the designer can arbitrarily choose $D$. The turns ratio $n$ must then be chosen according to

$$
n=\frac{V}{V_{g}} \frac{D^{\prime}}{D}
$$

Single operating point design: choose $D=1 / 3$.
small $D$ leads to large transistor current
large $D$ leads to large transistor voltage


## Comparison of switch utilizations of some common converters

Table 6.1. Active switch utilizations of some common dc-dc converters, single operating point.

| Converter | $U(D)$ | $\max U(D)$ | $\begin{gathered} \max U(D) \\ \text { occurs at } D= \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| Buck | $\sqrt{D}$ | 1 | 1 |
| Boost | $\frac{D^{\prime}}{\sqrt{\bar{D}}}$ | $\infty$ | 0 |
| Buck-boost, flyback, nonisolated SEPIC, isolated SEPIC, nonisolated Cuk, isolated Cuk | $D^{\prime} N \bar{D}$ | $\frac{2}{3 \sqrt{3}}=0.385$ | $\frac{1}{3}$ |
| Forward, $n_{l}=n_{2}$ | $\frac{1}{2} \sqrt{D}$ | $\frac{1}{2 \sqrt{2}}=0.353$ | $\frac{1}{2}$ |
| Other isolated buck-derived converters (fullbridge, half-bridge, push-pull) | $\frac{\sqrt{D}}{2 \sqrt{2}}$ | $\frac{1}{2 \sqrt{2}}=0.353$ | 1 |
| Isolated boost-derived converters (full bridge, push-pull) | $\frac{D^{\prime}}{2 \sqrt{1+D}}$ | $\frac{1}{2}$ | 0 |

## Switch utilization : Discussion

- Increasing the range of operating points leads to reduced switch utilization
- Buck converter
can operate with high switch utilization ( $U$ approaching 1 ) when $D$ is close to 1
- Boost converter
can operate with high switch utilization ( $U$ approaching $\infty$ ) when $D$ is close to 1
- Transformer isolation leads to reduced switch utilization
- Buck-derived transformer-isolated converters
$U \leq 0.353$
should be designed to operate with $D$ as large as other considerations allow
transformer turns ratio can be chosen to optimize design


## Switch utilization: Discussion

- Nonisolated and isolated versions of buck-boost, SEPIC, and Cuk converters
$U \leq 0.385$
Single-operating-point optimum occurs at $D=1 / 3$
Nonisolated converters have lower switch utilizations than buck or boost
Isolation can be obtained without penalizing switch utilization


## Active semiconductor cost vs. switch utilization

$$
\binom{\text { semiconductor cost }}{\text { per kW output power }}=\frac{\binom{\text { semiconductor device cost }}{\text { per rated kVA }}}{\left(\begin{array}{c}
\text { voltage } \\
\text { derating } \\
\text { factor }
\end{array}\right)\left(\begin{array}{c}
\text { current } \\
\text { derating } \\
\text { factor }
\end{array}\right)\left(\begin{array}{c}
\text { converter } \\
\text { switch } \\
\text { utilization }
\end{array}\right)}
$$

(semiconductor device cost per rated kVA) = cost of device, divided by product of rated blocking voltage and rms current, in $\$ / \mathrm{kVA}$. Typical values are less than $\$ 1 / \mathrm{kVA}$
(voltage derating factor) and (current derating factor) are required to obtain reliable operation. Typical derating factors are 0.5-0.75

Typical cost of active semiconductor devices in an isolated dc-dc converter: \$1-\$10 per kW of output power.

### 6.4.2. Converter design using computer spreadsheet

Given ranges of $V_{g}$ and $P_{\text {load }}$, as well as desired value of $V$ and other quantities such as switching frequency, ripple, etc., there are two basic engineering design tasks:

- Compare converter topologies and select the best for the given specifications
- Optimize the design of a given converter

A computer spreadsheet is a very useful tool for this job. The results of the steady-state converter analyses of Chapters 1-6 can be entered, and detailed design investigations can be quickly performed:

- Evaluation of worst-case stresses over a range of operating points
- Evaluation of design tradeoffs


## Spreadsheet design example

| Specifications |  |
| :--- | :--- |
| Maximum input voltage $V_{g}$ | 390 V |
| Minimum input voltage $V_{g}$ | 260 V |
| Output voltage $V$ | 15 V |
| Maximum load power $P_{\text {load }}$ | 200 W |
| Minimum load power $P_{\text {load }}$ | 20 W |
| Switching frequency $f_{s}$ | 100 kHz |
| Maximum output ripple $\Delta v$ | 0.1 V |

- Input voltage: rectified 230 Vrms $\pm 20 \%$
- Regulated output of 15 V
- Rated load power 200 W
- Must operate at $10 \%$ load
- Select switching frequency of 100 kHz
- Output voltage ripple $\leq 0.1 \mathrm{~V}$

Compare single-transistor forward and flyback converters in this application Specifications are entered at top of spreadsheet

## Forward converter design, CCM



Design variables
Reset winding turns ratio $n_{2} / n_{1} \quad 1$
Turns ratio $n_{3} / n_{1}$
Inductor current ripple $\Delta i$

2 A ref to sec

- Design for CCM at full load; may operate in DCM at light load


## Flyback converter design, CCM



Design variables
Turns ratio $n_{2} / n_{1}$
0.125

Inductor current ripple $\Delta i \quad 3 \mathrm{~A}$ ref to sec

- Design for CCM at full load; may operate in DCM at light load


## Enter results of converter analysis into spreadsheet (Forward converter example)

Maximum duty cycle occurs at minimum $V_{g}$ and maximum $P_{\text {load }}$. Converter then operates in CCM, with

$$
D=\frac{n_{1}}{n_{3}} \frac{V}{V_{g}}
$$

Inductor current ripple is

$$
\Delta i=\frac{D^{\prime} V T_{s}}{2 L}
$$

Solve for $L$ :

$$
L=\frac{D^{\prime} V T_{s}}{2 \Delta i}
$$

$\Delta i$ is a design variable. For a given $\Delta i$, the equation above can be used to determine $L$. To ensure CCM operation at full load, $\Delta i$ should be less than the full-load output current. $C$ can be found in a similar manner.

## Forward converter example, continued

Check for DCM at light load. The solution of the buck converter operating in DCM is

$$
\begin{aligned}
& V=\frac{n_{3}}{n_{1}} V_{g} \frac{2}{\sqrt{1+\frac{4 K}{D^{2}}}} \\
& \text { with } K=2 L / R T_{s}, \text { and } R=V^{2} / P_{\text {load }}
\end{aligned}
$$

These equations apply equally well to the forward converter, provided that all quantities are referred to the transformer secondary side.

Solve for $D$ :

$$
D=\frac{2 \sqrt{ } K}{\sqrt{\left(\frac{2 n_{3} V_{g}}{n_{1} V}-1\right)^{2}-1}} \text { in DCM }
$$

$$
D=\frac{n_{1}}{n_{3}} \frac{V}{V_{g}} \text { in CCM }
$$

at a given operating point, the actual duty cycle is the small of the values calculated by the CCM and DCM equations above. Minimum $D$ occurs at minimum $P_{\text {load }}$ and maximum $V_{g}$.

## More regarding forward converter example

Worst-case component stresses can now be evaluated.
Peak transistor voltage is

$$
\max \left(v_{Q 1}\right)=V_{g}\left(1+\frac{n_{1}}{n_{2}}\right)
$$

RMS transistor current is

$$
I_{Q 1, r m s}=\frac{n_{3}}{n_{1}} \sqrt{D} \sqrt{I^{2}+\frac{(\Delta i)^{2}}{3}} \approx \frac{n_{3}}{n_{1}} \sqrt{D} I
$$

(this neglects transformer magnetizing current)
Other component stresses can be found in a similar manner.
Magnetics design is left for a later chapter.

## Results: forward and flyback converter spreadsheets

| Forward converter design, CCM |  | Flyback converter design, CCM |  |
| :---: | :---: | :---: | :---: |
| Design variables |  | Design variables |  |
| Reset winding turns ratio $n_{2} / n_{1}$ | 1 | Turns ratio $n_{2} / n_{1}$ | 0.125 |
| Turns ratio $n_{3} / n_{1}$ | 0.125 | Inductor current ripple $\Delta i$ | 3 A ref to sec |
| Inductor current ripple $\Delta i$ | 2 A ref to sec |  |  |
| Results |  | Results |  |
| Maximum duty cycle $D$ | 0.462 | Maximum duty cycle $D$ | 0.316 |
| Minimum $D$, at full load | 0.308 | Minimum $D$, at full load | 0.235 |
| Minimum $D$, at minimum load | 0.251 | Minimum $D$, at minimum load | 0.179 |
| Worst-case stresses |  | Worst-case stresses |  |
| Peak transistor voltage $v_{Q 1}$ | 780 V | Peak transistor voltage $v_{Q 1}$ | 510 V |
| Rms transistor current $i_{Q 1}$ | 1.13 A | Rms transistor current $i_{Q 1}$ | 1.38 A |
| Transistor utilization $U$ | 0.226 | Transistor utilization $U$ | 0.284 |
| Peak diode voltage $v_{D 2}$ | 49 V | Peak diode voltage $v_{D 1}$ | 64 V |
| Rms diode current $i_{D 2}$ | 9.1 A | Rms diode current $i_{D 1}$ | 16.3 A |
| Peak diode voltage $v_{D 3}$ | 49 V | Peak diode current $i_{D 1}$ | 22.2 A |
| Rms diode current $i_{D 3}$ | 11.1 A |  |  |
| Rms output capacitor current $i_{C}$ | 1.15 A | Rms output capacitor current $i_{C}$ | 9.1 A |

## Discussion: transistor voltage

Flyback converter
Ideal peak transistor voltage: 510V
Actual peak voltage will be higher, due to ringing causes by transformer leakage inductance

An 800 V or 1000 V MOSFET would have an adequate design margin
Forward converter
Ideal peak transistor voltage: $780 \mathrm{~V}, 53 \%$ greater than flyback
Few MOSFETs having voltage rating of over 1000 V are available -when ringing due to transformer leakage inductance is accounted for, this design will have an inadequate design margin

Fix: use two-transistor forward converter, or change reset winding turns ratio

A conclusion: reset mechanism of flyback is superior to forward

## Discussion: rms transistor current

Forward
1.13A worst-case
transistor utilization 0.226
Flyback
1.38A worst case, $22 \%$ higher than forward
transistor utilization 0.284
CCM flyback exhibits higher peak and rms currents. Currents in DCM flyback are even higher

## Discussion: secondary-side diode and capacitor stresses

Forward
peak diode voltage 49V
rms diode current 9.1A / 11.1A
rms capacitor current 1.15A
Flyback
peak diode voltage 64 V
rms diode current 16.3A
peak diode current 22.2A
rms capacitor current 9.1A
Secondary-side currents, especially capacitor currents, limit the practical application of the flyback converter to situations where the load current is not too great.

## Summary of key points

1. The boost converter can be viewed as an inverse buck converter, while the buck-boost and Cuk converters arise from cascade connections of buck and boost converters. The properties of these converters are consistent with their origins. Ac outputs can be obtained by differential connection of the load. An infinite number of converters are possible, and several are listed in this chapter.
2. For understanding the operation of most converters containing transformers, the transformer can be modeled as a magnetizing inductance in parallel with an ideal transformer. The magnetizing inductance must obey all of the usual rules for inductors, including the principle of volt-second balance.

## Summary of key points

3. The steady-state behavior of transformer-isolated converters may be understood by first replacing the transformer with the magnetizing-inductance-plus-ideal-transformer equivalent circuit. The techniques developed in the previous chapters can then be applied, including use of inductor volt-second balance and capacitor charge balance to find dc currents and voltages, use of equivalent circuits to model losses and efficiency, and analysis of the discontinuous conduction mode.
4. In the full-bridge, half-bridge, and push-pull isolated versions of the buck and/or boost converters, the transformer frequency is twice the output ripple frequency. The transformer is reset while it transfers energy: the applied voltage polarity alternates on successive switching periods.

## Summary of key points

5. In the conventional forward converter, the transformer is reset while the transistor is off. The transformer magnetizing inductance operates in the discontinuous conduction mode, and the maximum duty cycle is limited.
6. The flyback converter is based on the buck-boost converter. The flyback transformer is actually a two-winding inductor, which stores and transfers energy.
7. The transformer turns ratio is an extra degree-of-freedom which the designer can choose to optimize the converter design. Use of a computer spreadsheet is an effective way to determine how the choice of turns ratio affects the component voltage and current stresses.
8. Total active switch stress, and active switch utilization, are two simplified figures-of-merit which can be used to compare the various converter circuits.
