Welcome, Guest . Login . Türkçe
Where Am I: Ninova / Courses / ITU-TRNC Education And Research Campuses / EEE 205E - Lojik Tasarıma Giriş
 

EEE 205E - Introduction to Logic Design

Course Objectives

Teaching Analysis and Design of Combinational Circuits
Teaching Analysis and Design of Synchronous Sequential Logic
Teaching Hardware Description Languages

Course Description

Digital Systems and Binary Numbers. Axiomatic definition of Boolean Algebra. Boolean functions. Minimization. Digital Logic Gates. Hardware Description Languages (HDL). Analysis and Design of Combinational Circuits. Combinational Circuit design examples with HDL. Boolean Function lmplementation with MSl. HDL Model of BooIean Functions by MSl elements. Storage Elements: latches, Flip-Flops, HDL Model of SR and D Latches, Analysis and Design of Synchronous Sequential Circuits, HDL Model of Finite State Machine.

Course Coordinator
Ali Sinan Çabuk
Course Language
English
 
 
Courses . Help . About
Ninova is an ITU Office of Information Technologies Product. © 2026