Welcome,
Guest
.
Login
.
Türkçe
NİNOVA
COURSES
HELP
ABOUT
Where Am I:
Ninova
/
Courses
/
ITU-TRNC Education And Research Campuses
/
EEE 205E
/
Course Informations
Return to Faculty
Home Page
Course Information
Course Weekly Lecture Plan
Course Evaluation Criteria
Course Information
Course Name
Turkish
Lojik Tasarıma Giriş
English
Introduction to Logic Design
Course Code
EEE 205E
Credit
Lecture
(hour/week)
Recitation
(hour/week)
Laboratory
(hour/week)
Semester
3
3
3
-
-
Course Language
English
Course Coordinator
Ali Sinan Çabuk
Course Objectives
Teaching Analysis and Design of Combinational Circuits
Teaching Analysis and Design of Synchronous Sequential Logic
Teaching Hardware Description Languages
Course Description
Digital Systems and Binary Numbers. Axiomatic definition of Boolean Algebra. Boolean functions. Minimization. Digital Logic Gates. Hardware Description Languages (HDL). Analysis and Design of Combinational Circuits. Combinational Circuit design examples with HDL. Boolean Function lmplementation with MSl. HDL Model of BooIean Functions by MSl elements. Storage Elements: latches, Flip-Flops, HDL Model of SR and D Latches, Analysis and Design of Synchronous Sequential Circuits, HDL Model of Finite State Machine.
Course Outcomes
Understand of difference between Digital and Analog Systems, understand number systems
Understand Boolean Algebra and Boolean Functions
Minimize of Boolean Functions
Design Combinational Circuits by Using Gates in Two Levels
lmplement of Boolean Functions with MSl elements
Analyze and Design Synchronous Sequential Circuits
Model Combinational and Synchronous Sequential Circuits by Using HDLs
Pre-requisite(s)
Required Facilities
Other
Textbook
Other References
Courses
.
Help
.
About
Ninova is an ITU Office of Information Technologies Product. © 2026